

Xilinx Answer 72471

UltraScale+ FPGA Gen3 Integrated Block for PCI Express (Vivado 2019.1) - Integrated Debugging Features and Usage Guide

Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that Answer Records are Web-based content that are frequently updated as new information becomes available. You are reminded to visit the Xilinx Technical Support Website and review ([Xilinx Answer 72471](#)) for the latest version of this Answer Record.

PCIe EoU Integrated Debug Features

Overview

This answer record is an updated version of ([Xilinx Answer 68134](#)) in Vivado 2019.1. The target device is a Virtex UltraScale+ VCU118 Evaluation Kit. The documentation also includes a step-by-step tutorial on how to enable and use the following debug features:

- JTAG Debugger
- Enable In-System IBERT
- Descrambler in Gen3 Mode

General Design Steps in Configuring the PCIe Core

Invoke Vivado 2019.1 and configure the PCIe IP core by clicking “Create Project”.




Figure 1 - Create project

Provide a desired project name for each PCIe IP core configuration. Tick the checkbox for “Create project subdirectory”. In this documentation, the project names for PCIe IP core configuration correspond to the debug tools as follows:

- pcie_usp_core_config_1 → jtag_debugger_1
- pcie_usp_core_config_2 → in_system_ibert_2
- pcie_usp_core_config_3 → descrambler_3




Figure 2 - Choose the project name

Select **RTL Project** and tick the check box for “Do not specify sources at this time”. Click “Next”.




Figure 3 - Select project type

Click **Boards** and enter VCU118 in the search field. Select the **VCU118 Evaluation** board. Click “Next”.




Figure 4 - Select the board for the project

A message dialog box will show the “New Project Summary”. Make sure that the target device is properly selected.




Figure 5 - Project summary

In the Flow Navigator window, click on “IP Catalog”.




Figure 6 - IP catalog

Select “UltraScale+ PCI Express Integrated Block” under PCI Express of Standard Bus Interface.




Figure 7 - PCIe IP integrated block

Right-click on the selected IP and then click on “Customize IP...” from the drop-down menu.




Figure 8 - Customizing PCIe IP

© Copyright 2019 Xilinx

JTAG Debugger

This is a debug feature that captures a diagram that shows the Link Training and Status State Machine (LTSSM) which includes the following:

- Link training state diagram
- Reset sequence state diagram
- Receiver detect diagram

Configure the following settings in the “Basic” tab.

- Leave the default “Component Name”.
- Change the “Mode” to **Advanced** to unlock all of the features of the IP.
- Make sure that the “Device/Port Type” is **PCI Express Endpoint device** and the “PCIe Block Location” is at **X1Y2**.
- Change the “Lane Width” to **X8** and the “Maximum Link Speed” to **8.0 GT/s**.
- Check that the “Reference Clock Frequency (MHz)” is set to **100MHz**.




Figure 9 - Customizing PCIe core

In the “PF BARs” tab, change the “Size” and “Scale” to 1 Megabytes.




Figure 10 - Customizing PF BARs

Go to the “Add. Debug Options” tab and tick the checkbox for “Enable JTAG debugger”.




Figure 11 - Add debug option

A message dialog box will appear to confirm the IP directory. Click “OK”.




Figure 12 - Confirmation of PCIe IP customization

Click “Generate”.




Figure 13 - Generate output product

Click “OK”.




Figure 14 - Confirmation of generated output product

Under the Vivado interface, check the “Design Runs” window that shows the status of synthesizing the **pcie4_uscale_plus_0_synth_1** core configuration.




Figure 15 - Synthesizing the generated product

A check mark will appear beside the name of the PCIe core indicating that synthesis is complete.

Name	Constraints	Status	Progress
synth_1 (active)	constrs_1	Not started	0%
impl_1	constrs_1	Not started	0%
Out-of-Context Module Runs			
✓ pcie4_uscale_plus_0_synth_1	pcie4_uscale_plus_0	synth_design Complete!	100%

Figure 16 - Synthesized product

Right-click on “pcie4_uscale_plus_0(pcie4_uscale_plus_0.xci)” in the **Sources** window and click “Open IP Example Design...” from the drop-down menu.




Figure 17 - Open IP example design

Select a directory path for the example project. Click “OK”.




Figure 18 - Example project directory

A new Vivado window will open that contains the example reference design.




Figure 19 - New Vivado project containing example design

In the **Sources** window, Click and open the constraint file “xilinx_pcie4_uscale_plus_x1y2.xdc”





Figure 20 - Edit constraint file

Comment out or make the line of code active below.

```
set_property PACKAGE_PIN AM17 [getports sys_rst_n]
```



```

Project Summary x xilinx_pcie4_uscale_plus_x1y2.xdc x
c:/FILES/project/vcu118/vcu118_pcie_x16_gen3_ex/imports/xilinx_pcie4_uscale_plus_x1y2.xdc
Q | [Icons] |
58 #####
59 #
60 # Link Speed - Gen3 - 8.0 Gb/s
61 # Link Width - X16
62 # AXIST Width - 512-bit
63 # AXIST Freq - 250 MHz = User Clock
64 # Core Clock - 500 MHz
65 # Pipe Clock - 125 MHz (Gen1) / 250 MHz (Gen2/Gen3/Gen4)
66 #
67 # Family - virtexuplus
68 # Part - xcvu9p
69 # Package - flga2104
70 # Speed grade - -2L
71 # PCIe Block - X1Y2
72 # Xilinx BNo - 5
73 #
74 # Xilinx Reference Board is VCU118
75 #
76 #
77 # PLL TYPE - QPLL1
78 #
79 #####
80 # User Time Names / User Time Groups / Time Specs
81 #####
82 create_clock -name sys_clk -period 10 [get_ports sys_clk_p]
83 #
84 set_false_path -from [get_ports sys_rst_n]
85 set_property PULLUP true [get_ports sys_rst_n]
86
87 set_property IOSTANDARD LVCMOS18 [get_ports sys_rst_n]
88 #
89 set_property PACKAGE_PIN AML7 [get_ports sys_rst_n]

```


Figure 21 – Activate reset pin

Add the following lines of code:

```

set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 8 [current_design]
set_property BITSTREAM.CONFIG.EXTMASTERCLK_EN div-1 [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]

```



```

143 # CLOCK_ROOT LOCKing to Reduce CLOCK SKEW
144 # Add/Edit Clock Routing Option to improve clock path skew
145 #
146 # BITFILE/BITSTREAM compress options
147 # #####
148 # Flash Programming Example Settings: These should be modified to match the target board.
149 # #####
150 #
151 set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 8 [current_design]
152 set_property BITSTREAM.CONFIG.EXTMASTERCLK_EN div-1 [current_design]
153 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
154 set_property BITSTREAM.CONFIG.SPI_FALL_EDGE YES [current_design]
155 #
156 # sys_clk vs TXOUTCLK
157 set_clock_groups -name asvnc18 -asynchronous -group {get_clocks {sys_clk}} -group {get_clocks -

```

Figure 22 - Adding lines of code

Check the hierarchy of the “Design Sources” to check if it includes a debugger wrapper module.




Figure 23 - Design source hierarchy

Click “Generate Bitstream”.




Figure 24 - Generate bitstream

© Copyright 2019 Xilinx

A message dialog box will appear. Click “Yes”.




Figure 25 - Launch synthesis and implementation

A message dialog will appear. Click “OK”.




Figure 26 - Launch Runs

Click “Cancel”.




Figure 27 - Bitstream generation completed

Expand “Open Hardware Manager”.




Figure 28 - Open Hardware Manager

Click on “Open Target” and select “Open New Target...” from the drop-down menu.




Figure 29 – Open New Target

A setup wizard will appear. Click “Next”.




Figure 30 - Open Hardware Target

Select “Local server” if the target device is connected to the local machine. Click “Next”.




Figure 31 - Hardware Server Settings

Check if the correct device target is shown under “Hardware Devices”. Click “Next”.




Figure 32 - Select Hardware Target

A summary page will appear. Click “Finish”.




Figure 33 - Open hardware target summary

Select “xcvu9p_0” in the Hardware window.




Figure 34 - Hardware window

Right-click on it to program the device.




Figure 35 - Program device

Make sure the correct “.bit” and “.ltx” files are selected. Click “Program”.




Figure 36 - Bitstream file and debug probe file

An expected error will be shown in the Tcl Console. Enter the following command to resolve the error:

set_param xicom.use_bitstream_version_check false




Figure 37 - set_param xicom.use_bitstream_version_check false

The Tcl command is shown in the figure below.




Figure 38 - Tcl command

The Tcl Console window will activate the Tcl command as shown below.




Figure 39 - Tcl console

Reprogram the device. After successfully programming the target device, an AXI core “hw_axi_1” should appear in the hardware window.




Figure 40 - Programmed device with hw_axi_1

Locate the Tcl file “test_rd.tcl” inside the example project. See the example path below.




Figure 41 - Tcl file test_rd

Source the “test_rd.tcl” file in the Tcl Console. This command is used to read in data stored in BRAM through the Tcl interface. The Tcl command is shown below.

Source

C:/FILES/project/vcu118/jtag_debugger_1/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie_debugger/test_rd.tcl

```

Tcl Console x Messages Serial I/O Links Serial I/O Scans
[+] INFO: [Labtools 27-3164] End of startup status: HIGH
[+] program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3201.137 ; gain = 7.637
[+] refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0]
[+] INFO: [Labtools 27-2302] Device xcvu9p (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
[+] source C:/FILES/project/vcu118/jtag_debugger_1/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie_debugger/test_rd.tcl
# proc get_static_info {} {
# # puts "Read static information:"
# # set filename "pcie_debug_static_info.dat"
# # set fh [open $filename w]
# # set txn_cnt 8
# # set txn_base_addr 0x0001ffff
# #
# for [set i 0] [ $i < $txn_cnt ] { set i [expr $i + 1] } {
# # set temp_addr [format %4X [expr $txn_base_addr + $i]]
# # puts "Read Address 0x{$temp_addr}:"
# # set_property CHD.ADDR $temp_addr [get_hw_axi_txn rd_txn_lite]
# # run_hw_axi [get_hw_axi_txn rd_txn_lite]
# # #run_hw_axi -quiet [get_hw_axi_txn rd_txn_lite]
# # set tdata [get_property DATA [get_hw_axi_txn rd_txn_lite]]
# # puts $fh "0x$tdata"
# # }
# # close $fh
# # }
# proc get_reset_trc {} {
# # set filename "pcie_debug_rst_trc.dat"
# # set fh [open $filename w]
# # #puts "Read reset trace"
# # set txn_cnt 8
# # set txn_base_addr 0x00002000
# for [set i 0] [ $i < $txn_cnt ] { set i [expr $i + 1] } {
# # set temp_addr [format %4X [expr $txn_base_addr + $i]]
# # #puts "Read Address 0x{$temp_addr}:"
# # set_property CHD.ADDR $temp_addr [get_hw_axi_txn rd_txn_lite]
# # run_hw_axi -quiet [get_hw_axi_txn rd_txn_lite]
# # set tdata [get_property DATA [get_hw_axi_txn rd_txn_lite]]
# # puts $fh "0x$tdata"
# # }
# # close $fh
# # }
#
Type a Tcl command here

```

Figure 42 - Tcl console result of sourcing test_rd.tcl

After sourcing the test_rd.tcl file, it will generate the following set of “.DAT” files. See Appendix A: Tcl Console Result of test_rd.tcl for the complete Tcl console results of a test_rd.tcl file.

- pcie_debug_static_info.dat
- pcie_debug_rst_trc.dat
- pcie_debug_ltssm_trc.dat
- pcie_debug_rxdet_trc.dat
- pcie_debug_info_trc.dat




Figure 43 - Generated DAT files

Source “draw_ltssm.tcl” to capture the LTSSM state diagram. An expected error will occur that requires the user to install Tcl/Tk packages. See Appendix B: Tcl/Tk Package Installation Guide.

```

Tcl Console x Messages Serial I/O Links Serial I/O Scans
source C:/FILES/project/vcull8/jtag_debugger_1/pcie4_uscale_plus_0_ex/pcie
# package require Tcl 8.5
# package require Tk
can't find package Tk
while executing
"package require Tk"
(file "C:/FILES/project/vcull8/jtag_debugger_1/pcie4_uscale_plus_0_ex/

```

Figure 44 - Tcl/Tk package error

Copy the Tcl files from **pcie_debugger** folder into the “pcie_uscale_plus_0_ex” project folder. All the generated **DAT** files and PCIe debug **Tcl** files must be in one location.




Figure 45 - Add JTAG debug Tcl files

Double click on each PCIe debugger Tcl files to generate a diagram:

- draw_ltssm.tcl
- draw_reset.tcl
- draw_rxdet.tcl




Figure 46 - Debug Tcl files and generated DAT files in one directory

Generated LTSSM diagram from the “draw_ltssm.tcl” file:

- Green color – transitioned state during the capture window
- Orange color – last state
- Red arrow – last transition state
- Numbers beside the arrow – indicates the number of times the transition happened between the two states




Figure 47 - LTSSM diagram

Xilinx PCIe In-system Debugger for Reset Sequence from the “draw_reset.tcl” file:

© Copyright 2019 Xilinx




Figure 48 - Reset sequence

Xilinx PCIe In-system Debugger for Receiver Detect from “draw_rxdet.tcl” file:



Figure 49 - Receiver detect

© Copyright 2019 Xilinx

In System IBERT

Another debug feature available in UltraScale+ PCIe cores is performing a full 2D Eye Scan limited to user raw data only. To obtain an eye scan, the in-system Integrated Bit Error Ratio Tester (IBERT) must be enabled. The following is a step-by-step guide in obtaining an eye diagram. Please refer to some of the steps in “General Design Steps in Configuring the PCIe Core”.

Create a new project. Provide a project name and location for configuring the PCIe core IP catalog.




Figure 50 - Project Name

In the “Add. Debug Options” tick the “Enable In System IBERT” check box.




Figure 51 - Enable IBERT

Open and provide a location for the IP example design.




Figure 52 - IBERT IP example

A new Vivado project containing the IP example design will initialize.




Figure 53 - Example IP project

The Design sources hierarchy must include the instantiation of In System IBERT.




Figure 54 - Design sources hierarchy

In updating the constraint files, see the following figures:

- Figure 20 - Edit constraint file
- Figure 21 – Activate reset pin
- Figure 22 - Adding lines of code

Run synthesis in the flow navigator window.




Figure 55 - Synthesis

Generate Bitstream from the flow navigator.




Figure 56 - Generate bitstream

Click "Cancel".




Figure 57 - Bitstream complete

Run the below Tcl command:

```
Set_param xicom.enable_isi_pcie_fix 1
```





Figure 58 - Tcl command set_param

Program the device using the correct bitstream file and debug probe file.




Figure 59 - Program device

If the errors **Xicom 50-38 & Labtools 27-3176** occur, connect the endpoint device to a host computer to supply a reference clock.




Figure 60 – Error Xicom 50-38 & Labtools 27-3176

If the errors **Labtools 27-3303 & Common 17-39** occur, enter the Tcl command below:

set_param xicom.use_bitstream_version_check false



Figure 61 - Error Labtools 27-3303 & Common 17-39

If the program is successful, an “In-System IBERT” should appear in the hardware window as shown below.




Figure 62 - Hardware window

Under the Vivado Interface, open the “Serial I/O Links” tab and select “create links”.




Figure 63 - Serial I/O links

Click the “+” sign to select the desired TX GTs and/or RX GTs.




Figure 64 - Create links

The “New Links” field must contain the selected TX GTs and /or RX GTs. Click “OK”.




Figure 65 - New links

The “Serial I/O Links” must also contains the links selected from the previous step.

Name	TX	RX	TX Pre-Cursor	TX Post-Cursor	TX Diff Swing	DFE Enabled
Ungrouped Links (0)						
Link Group 0 (8)			User Value	User Value	User Value	User Value
Link 0	MGT_X1Y28/TX	MGT_X1Y28/RX	User Value	User Value	User Value	User Value
Link 1	MGT_X1Y29/TX	MGT_X1Y29/RX	User Value	User Value	User Value	User Value
Link 2	MGT_X1Y30/TX	MGT_X1Y30/RX	User Value	User Value	User Value	User Value
Link 3	MGT_X1Y31/TX	MGT_X1Y31/RX	User Value	User Value	User Value	User Value
Link 4	MGT_X1Y32/TX	MGT_X1Y32/RX	User Value	User Value	User Value	User Value
Link 5	MGT_X1Y33/TX	MGT_X1Y33/RX	User Value	User Value	User Value	User Value
Link 6	MGT_X1Y34/TX	MGT_X1Y34/RX	User Value	User Value	User Value	User Value
Link 7	MGT_X1Y35/TX	MGT_X1Y35/RX	User Value	User Value	User Value	User Value

Figure 66 - Serial I/O links

Right-click on one of the following links (for example, Link 0), then select “Create Scan...” from the drop-down menu.




Figure 67 - Create scan

Select “OK”, leaving the default settings to capture a full 2D eye scan.




Figure 68 - 2D Full Eye scan configuration

© Copyright 2019 Xilinx

Figure 69 shows an example capture of 2D full eye scan in the “Scan Plots” window.




Figure 69 - 2D Full eye scan

Descrambler for Gen3

The data in the PIPE interface during packet transmission is scrambled; analyzing packets in this interface without a descrambler module would be difficult. This section describes how to enable the descrambler module and capture the descrambler packets. Please refer to some of the steps in General Design Steps in Configuring the PCIe Core.

Create a project to configure the PCIe core enabling the descrambler debug tool.




Figure 70 - Create project

Select the check box “Enable Descrambler for Gen3 Mode”.




Figure 71 - Enable descramble

Open and select the directory for the IP example design.




Figure 72 - Example design

A new Vivado project containing the IP example design will initialize.




Figure 73 - Example design with PCIe descrambler debug enabled

The design source hierarchy must contain the descrambler tool.




Figure 74 - Design source hierarchy

For examples of updating the constraint files, see the following figures:

- Figure 20 - Edit constraint file
- Figure 21 – Activate reset pin
- Figure 22 - Adding lines of code

Click on “Run Synthesis”.




Figure 75 - Synthesis

Select the radio button “Open Synthesized Design”. Click “OK”.




Figure 76 - Synthesis complete

Select “Set Up Debug” under “Open Synthesized Design”.




Figure 77 - Set Up debug

The “Set Up Debug” wizard will appear. Click “Next”.




Figure 78 - Set up debug

Click on “Find Nets to Add”. Click “Next”.




Figure 79 - Nets to debug

In the properties below, search for *Itssm. Click “OK”.




Figure 80 - Find Itssm net

Add `cfg_Itssm_state` net. Click “OK”.




Figure 81 - Add nets to debug

Make sure that the “cfg_ltssm_state” net is added.




Figure 82 - Net cfg_ltssm_state

Select all of the nets in the “Nets to Debug” window and right-click on the selected nets. Click on “Select Clock Domain...”.

© Copyright 2019 Xilinx




Figure 83 - Select clock domain

Make sure to select only one clock for all nets to debug. Click “OK”.




Figure 84 - Select clock

The clock domain should display only one clock source.




Figure 85 - One clock source

© Copyright 2019 Xilinx

The next part of set up debug wizard contains “Trigger and Storage Settings”. Tick the check box “Capture control”. Click “Next”.




Figure 86 - Capture control

The final phase of the setup wizard shows a debug summary.




Figure 87 - Set up debug summary

Click on “Generate Bitstream”.




Figure 88 - Generate Bitstream

A message dialog box will appear to save the updated synthesized design constraints. Click “Save”.




Figure 89 - XDC with debug ILA

A message dialog box “Out of Date Design” will appear. Click “OK”.




Figure 90 - Out of date design

A message dialog box will confirm bitstream generation is completed. Click “Cancel”.




Figure 91 - Bitstream complete

Program the device with the correct bitstream file and debug probe file.




Figure 92 - Program device

If the errors **Labtools 27-3303** & **Common 17-39** occur, enter the Tcl command below.

```
set_param xicom.use_bitstream_version_check false
```

```
ERROR: [Labtools 27-3303] Incorrect bitstream assigned to device. Bitstream was generated for part xcvu9p-flga2104-2l-e, target device (with IDCODE revision 0) is compatible with eol revision bitstreams. To allow the bitstream to be programmed to the device, use "set_param xicom.use_bitstream_version_check false" tcl command.
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
```

Figure 93 - Error Labtools 27-3303 & Common 17-39

After successful programming of the target device, a “hw_ila_1” will appear in the **Hardware** window.




Figure 94 - Hardware manager

In the “Trigger Setup” window, add probes by pressing the + sign.




Figure 95 - Trigger setup

Click on run trigger icon ▶ to capture on `cfg_Itssm_state`.




Figure 96 - Run trigger

LTSSM state at recovery equalization [2a]: (See Appendix C: LTSSM State)




Figure 97 - Capture of hw_ila_1

LTSSM state at Electrical Idle Exit Ordered Set (EIEOS) with data value of [FF00_FF00]:




Figure 98 - Capture of hw_ila_1

© Copyright 2019 Xilinx

The figure below shows the Start Data Stream (SDS) with a data value of [5555_55E1].




Figure 99 - Start of data stream

The diagram below shows the Start of DLLP Packet (SDP) [ACF0] across the multiple lanes.




Figure 100 - Start of DLLP Packet (SDP)

Triggering on InitFC1-P (Initial Flow Control Credit for Posted Data) at 40h in [AC_F0_40]:




Figure 101 - InitFC1-P at 40h

Triggering on InitFC1-NP (Initial Flow Control Credit for Non-Posted Data) at 50h in [AC_F0_50]:




Figure 102 – InitFC1-NP at 50h

Triggering on InitFC1-Cpl (Initial Flow Control Credit for Completion) at 60h in [AC_F0_60]:




Figure 103 – InitFC1-Cpl at 60h

Triggering on UpdateFC-P at 80h in [AC_F0_80]:




Figure 104 - Update FC-P at 80h

The figure below shows the **SKP** ordered set [AAAA_AAAA] and the **SKP_END** symbol [XXXX_XXE1].




Figure 105 - SKP & SKP_END

The diagram shows the **TS1** ordered set on a Gen3 link [XXXX_XX1E].




Figure 106 - TS1 of Gen3 at 1Eh

The figure below shows the **Symbol-4** which contains 0E in [XXXX_XX0E].




Figure 107- Symbol-4 at 0Eh

The waveform below shows Gen3 TS1 ordered set [XXXX_XX1E].




Figure 108 - Gen3 TS1 ordered set

The diagram below shows Gen3 TS2 ordered set [XXXX_XX2D].




Figure 109 - TS2 Gen3 ordered set

Please refer to the link below entitled “Demystifying PIPE interface packets using the in-built descrambler module in UltraScale+ Devices Integrated Block for PCI Express Gen3” for further analysis.

<https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/Demystifying-PIPE-interface-packets-using-the-in-built/ba->

Demystifying PIPE interface packets using the in-built descrambler module in UltraScale+ Devices Integrated Block for PCI Express Gen3



Figure 110 - Demystifying PIPE

The waveform below shows that the Endpoint receives a memory write request from `m_axi_cq_tdata`.




Figure 111 - Write request to endpoint device (CQ - Completer reQuest)

```
[127:0] 00a0_0001_0000_0801_0000_0000_fb20_0000
[1:0]      00b → Address Type
[63:2]    0000_0000_fb20_0000h → Address
[74:64]   000_0000_0001b → DWORD Count
[78:75]   000_1b → Reg Type
[87:80]   0000_0000b → Device/Function (Requester ID)
[95:88]   0000_0000b → Bus (Requester ID)
[103:96]  0000_0001b → Tag
[111:104] 0000_0000b → Target Function
[114:112] 000b → BAR ID
[120:115] 0_1010_0000b → BAR Aperture
[127:0] 0000_0000_0000_0000_0000_0000_dead_beef → This is the data.
```

Appendix A: Tcl Console Result of test_rd.tcl

source

C:/FILES/project/vcull18/jtag_debugger_1/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie_debugger/test_rd.tcl

```
# proc get_static_info {} {
# #   puts "Read static information: "
#   set filename "pcie_debug_static_info.dat"
#   set fh [open $filename w]
#   set txn_cnt 8
#   set txn_base_addr 0x0001fff0
#
#   for {set i 0 } { $i < $txn_cnt } { set i [expr $i +1] } {
#     set temp_addr [format %.4X [expr $txn_base_addr + $i]]
#     puts "Read Address 0x{$temp_addr}:"
#     set_property CMD.ADDR $temp_addr [get_hw_axi_txns rd_txn_lite]
#     run_hw_axi [get_hw_axi_txns rd_txn_lite]
#     #run_hw_axi -quiet [get_hw_axi_txns rd_txn_lite]
#   }
# }
```

```

#         set tdata [get_property DATA [get_hw_axi_txns rd_txn_lite]]
#         puts $fh "0x$tdata"
#     }
#     close $fh
# }
# proc get_reset_trc {} {
#     set filename "pcie_debug_rst_trc.dat"
#     set fh [open $filename w]
#     #puts "Read reset trace"
#     set txn_cnt 8
#     set txn_base_addr 0x00002000
#     for {set i 0} { $i < $txn_cnt } { set i [expr $i + 1] } {
#         set temp_addr [format %.4X [expr $txn_base_addr + $i]]
#         #puts "Read Address 0x{$temp_addr}:"
#         set_property CMD.ADDR $temp_addr [get_hw_axi_txns rd_txn_lite]
#         run_hw_axi -quiet [get_hw_axi_txns rd_txn_lite]
#         set tdata [get_property DATA [get_hw_axi_txns rd_txn_lite]]
#         puts $fh "0x$tdata"
#     }
#     close $fh
# }
# proc get_ltssm_trc {} {
#     set filename "pcie_debug_ltssm_trc.dat"
#     set fh [open $filename w]
#     #puts "Read ltssm trace"
#     set txn_cnt 512
#     set txn_base_addr 0x00001000
#     for {set i 0} { $i < $txn_cnt } { set i [expr $i + 1] } {
#         set temp_addr [format %.4X [expr $txn_base_addr + $i]]
#         #puts "Read LTSSM TRACE 0x{$temp_addr}:"
#         set_property CMD.ADDR $temp_addr [get_hw_axi_txns rd_txn_lite]
#         run_hw_axi -quiet [get_hw_axi_txns rd_txn_lite]
#         set trans [get_property DATA [get_hw_axi_txns rd_txn_lite]]
#
#         #set temp_addr [format %.4X [expr $txn_base_addr + $i + 1]]
#         #set_property CMD.ADDR $temp_addr [get_hw_axi_txns rd_txn_lite]
#         #run_hw_axi -quiet [get_hw_axi_txns rd_txn_lite]
#         #set trans_dur [get_property DATA [get_hw_axi_txns rd_txn_lite]]
#
#         puts $fh "0x$trans"
#         #0x$trans_dur"
#     }
#     close $fh
# }
# proc get_rxdet_trc { lane_index } {
#     # puts "Read RX detection trace"
#     set filename "pcie_debug_rxdet_trc.dat"
#     set fh [open $filename w]
#     set txn_cnt 4
#     set txn_base_addr [expr 0x00003000 + (${lane_index} <<4)]
#
#     for {set i 0} { $i < $txn_cnt } { set i [expr $i + 1] } {
#         set temp_addr [format %.4X [expr $txn_base_addr + $i]]
#         #puts "Read RX Detect trace 0x{$temp_addr}:"
#         set_property CMD.ADDR $temp_addr [get_hw_axi_txns rd_txn_lite]
#         run_hw_axi -quiet [get_hw_axi_txns rd_txn_lite]
#         set tdata [get_property DATA [get_hw_axi_txns rd_txn_lite]]
#         puts $fh "0x$tdata"
#     }
#     close $fh

```

```

# }
# proc get_other_info {} {
# # puts "Read RX detection trace"
# # set filename "pcie_debug_info_trc.dat"
# # set fh [open $filename w]
# # set txn_cnt 3
# # set txn_base_addr 0x00004000
# #
# # for {set i 0 } { $i < $txn_cnt } { set i [expr $i +1] } {
# #     set temp_addr [format %.4X [expr $txn_base_addr + $i]]
# #     #puts "Read RX Detect trace 0x{$temp_addr}:"
# #     set_property CMD.ADDR $temp_addr [get_hw_axi_txns rd_txn_lite]
# #     run_hw_axi -quiet [get_hw_axi_txns rd_txn_lite]
# #     set tdata [get_property DATA [get_hw_axi_txns rd_txn_lite]]
# #     puts $fh "0x$tdata"
# #     }
# # close $fh
# # }
WARNING: [Labtoolstcl 44-227] No matching hw_axi_txns were found
# set myread [llength [get_hw_axi_txns rd_txn_lite] ]
# if { $myread == 0 } {
# # create_hw_axi_txn rd_txn_lite [get_hw_axis hw_axi_1] -address 0001fff0
# -type read
# # }
# get_static_info
INFO: [Labtoolstcl 44-481] READ DATA is: 041150ae
INFO: [Labtoolstcl 44-481] READ DATA is: 00000000
INFO: [Labtoolstcl 44-481] READ DATA is: 00000000
INFO: [Labtoolstcl 44-481] READ DATA is: 00000000
INFO: [Labtoolstcl 44-481] READ DATA is: 00000000
INFO: [Labtoolstcl 44-481] READ DATA is: 00000000
INFO: [Labtoolstcl 44-481] READ DATA is: 00000000
INFO: [Labtoolstcl 44-481] READ DATA is: 00000000
# get_reset_trc
# get_other_info
# get_ltssm_trc
# set fp [open "pcie_debug_info_trc.dat" r]
# set count 0
# while {[gets $fp line]!==-1} {
# # incr count
# # if {$count==1} {
# #     set temp0 [expr $line & 0xFF]
# #     set phy_lane [expr int($temp0)]
# #     #[format "%02x" $temp0]
# #     puts "phy_lane : $phy_lane"
# #     }
# # if {$count==2} {
# #     set temp1 [expr $line & 0xff]
# #     set width [format "%02x" $temp1]
# #     puts "width : $width"
# #     }
# # if {$count==3} {
# #     set temp2 [expr $line & 0xFF]
# #     set speed [format "%02x" $temp2]
# #     puts "speed : $speed"
# #     }
# # }
# # }
phy_lane : 0
width : 00
speed : 00

```

```
# close $fp
# set filename "rxdet.dat"
# set fh [open $filename w]
# set txn_cnt 4
# set j 0
# while { $j < $phy_lane } {
#   for {set i 0 } { $i < $txn_cnt } { set i [expr $i +1] } {
#     set txn_base_addr [expr 0x00003000 + ($j <<4)]
#     set temp_addr [format %.4X [expr $txn_base_addr + $i]]
#     #puts "Read RX Detect trace 0x{$temp_addr}:"
#     set_property CMD.ADDR $temp_addr [get_hw_axi_txns rd_txn_lite]
#     run_hw_axi -quiet [get_hw_axi_txns rd_txn_lite]
#     set tdata [get_property DATA [get_hw_axi_txns rd_txn_lite]]
#     puts $fh "0x$tdata"
#   }
#   incr j
# }
# close $fh
```

Appendix B: Tcl/Tk Package Installation Guide

Download the appropriate platform of ActiveStateTcl package from the link below
<https://www.activestate.com/products/activetcl/downloads/>




Figure 112 - ActiveStateTcl package download site

In this guide, Windows platform is used. Install the application file. Click "Next".



© Copyright 2019 Xilinx

Figure 113 - Setup wizard of ActiveTcl

Select the radio button for “I accept the terms in the license agreement”. Click “Next”.



Figure 114 - ActiveTcl license agreement

Choose a setup type. Click “Next”.




Figure 115 - Setup type

Choose additional setup options. Click “Next”.




Figure 116 - Additional options

Click "Install".




Figure 117 - Install ActiveTcl

Click "Finish".



Figure 118 - Installation completed

Download the Tk sources from the link below:
<https://www.tcl.tk/software/tcltk/download.html>




Figure 119 - Tk source

Extract the Tk source (tk8.6.9) folder from the downloaded zip file into the ActiveTcl lib folder.




Figure 120 - Tk source

Appendix C: LTSSM State

The figure below shows the different link training state (LTSSM).

cfg_ltssm_state	Output	6	<p>LTSSM State. Shows the current LTSSM state:</p> <p>00: Detect.Quiet 01: Detect.Active 02: Polling.Active 03: Polling.Compliance 04: Polling.Configuration 05: Configuration.Linkwidth.Start 06: Configuration.Linkwidth.Accept 07: Configuration.Lanenum.Accept 08: Configuration.Lanenum.Wait 09: Configuration.Complete 0A: Configuration.Idle 0B: Recovery.RcvrLock 0C: Recovery.Speed 0D: Recovery.RcvrCfg 0E: Recovery.Idle 10: L0 11-16: Reserved 17: L1.Entry 18: L1.Idle 19-1A: Reserved 20: Disabled 21: Loopback_Entry_Master 22: Loopback_Active_Master 23: Loopback_Exit_Master 24: Loopback_Entry_Slave 25: Loopback_Active_Slave 26: Loopback_Exit_Slave 27: Hot_Reset 28: Recovery_Equalization_Phase0 29: Recovery_Equalization_Phase1 2a: Recovery_Equalization_Phase2 2b: Recovery_Equalization_Phase3</p>
-----------------	--------	---	--

Figure 121 - LTSSM state from page 49 of Xilinx (PG213) UltraScale+ Devices Block for PCIe v1.1

References

1. [\(Xilinx Answer 68134\)](#) UltraScale and UltraScale+ FPGA Gen3 Integrated Block for PCI Express - Integrated Debugging Features and Usage Guide
2. [\(Xilinx Answer 71355\)](#) Vivado ILA Usage Guide for UltraScale FPGA Gen3 Integrated Block for PCI Express
3. [\(PG213\)](#) UltraScale+ Devices Integrated Block for PCI Express v1.1 LogiCORE IP Product Guide
4. Demystifying PIPE interface packets using the in-built descrambler module in UltraScale+ Devices Integrated Block for PCI Express Gen3
https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/Demystifying-PIPE-interface-packets-using-the-in-built/ba-p/980246?fbclid=IwAR1tWreaT71aq_gePCfohJY2Dpe4_EfdIBzt3yHqidY-Tzsue9S1QJYurDc
5. [\(UG908\)](#) Vivado Design Suite User Guide Programming and Debugging
6. [\(UG936\)](#) Vivado Design Suite Tutorial Programming and Debugging
7. Virtex UltraScale+ VCU118 Evaluation Kit <https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0049-vcu118-evaluation-kit-hub.html>
8. PCI Express® Base Specification Revision 3.0 November 10, 2010

Revision History

06/25/2019 - Initial release