

Xilinx Answer 72471 UltraScale+ FPGA Gen3 Integrated Block for PCI Express (Vivado 2019.1) - Integrated Debugging Features and Usage Guide

Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that Answer Records are Web-based content that are frequently updated as new information becomes available. You are reminded to visit the Xilinx Technical Support Website and review (Xilinx Answer 72471) for the latest version of this Answer Record.

PCIe EoU Integrated Debug Features

Overview

This answer record is an updated version of (Xilinx Answer 68134) in Vivado 2019.1. The target device is a Virtex UltraScale+ VCU118 Evaluation Kit. The documentation also includes a step-by-step tutorial on how to enable and use the following debug features:

- JTAG Debugger
- Enable In-System IBERT
- Descrambler in Gen3 Mode

General Design Steps in Configuring the PCIe Core

Invoke Vivado 2019.1 and configure the PCIe IP core by clicking "Create Project".



Figure 1 - Create project

Provide a desired project name for each PCIe IP core configuration. Tick the checkbox for "Create project subdirectory". In this documentation, the project names for PCIe IP core configuration correspond to the debug tools as follows:

- pcie_usp_core_config_1 → jtag_debugger_1
- pcie_usp_core_config_2 → in_system_ibert_2
- pcie_usp_core_config_3 → descrambler_3



🝌 New Project	×
Project Name Enter a name for your project and specify a directory where the project data files will be stored.	4
Project name: pcie_usp_core_config_1	\otimes
Project location: C:/FILES/project/vcu118	⊗
✔ Create project subdirectory Project will be created at: C:/FILES/project/vcu118/pcie_usp_core_config_1	
? Sack Next > Einish	Cancel

Figure 2 - Choose the project name

Select RTL Project and tick the check box for "Do not specify sources at this time". Click "Next".

Do not specify sources at this time Eost-synthesis Project You will be able to add sources, view device resources, run design analysis, planning and implement Do not specify sources at this time	
<u>Post-synthesis Project</u> You will be able to add sources, view device resources, run design analysis, planning and implement Do not specify sources at this time.	
Do not specify sources at this time	ation.
J/O Planning Project Do not specify design sources. You will be able to view part/package resources.	
 Imported Project Create a Vivado project from a Synplify, XST or ISE Project File. 	
Example Project Create a new Vivado project from a predefined template.	

Figure 3 - Select project type

Click Boards and enter VCU118 in the search field. Select the VCU118 Evaluation board. Click "Next".



New Project				
f ault Part oose a default Xilinx part or board for your project.				
Parts Boards				
Reset All Filters		L	Update Board Re	positories
Vendor: All 🗸 Name: All		~	Board Rev: Late	st 🗸
Search: Q- VCU118 🛛 😵 🗸	(1 match)			
Display Name	Preview	Vendor	File Version	n Part
Virtex UltraScale+ VCU118 Evaluation Platform		xilinx.com	2.3	xcvu9p-fl
				<u>></u>

Figure 4 - Select the board for the project

A message dialog box will show the "New Project Summary". Make sure that the target device is properly selected.

	New Project Summary A new RTL project named 'pcie_usp_core_config' will be created.
	The default part and product family for the new project: Default Board: Virtex UltraScale+ VCU118 Evaluation Platform Default Part: xcvu9p-figa2104-2L-e Product: Virtex UltraScale+ Family: Virtex UltraScale+ Package: figa2104 Speed Grade: -2L
€ XILINX.	To create the project, click Finish
?	< <u>B</u> ack <u>N</u> ext > <u>Finish</u> Cancel

Figure 5 - Project summary



In the Flow Navigator window, click on "IP Catalog".

Flow Navigator 🗧 🖨 ? 🔔	PROJECT MANAGER - pcie_usp_core_config			
V PROJECT MANAGER	Sources	? _ 🗆 🖒 ×	Project Summary	
Settings Add Sources	Q X + 0	٥	Overview Dashboard	
Language Templates	 Design Sources Constraints 		Settings Edit	
₽ IP Catalog	✓ ☐ Simulation Sources ☐ sim_1		Project name: Project location:	pcie_usp_core_config C:/FILES/project/vcu118/pcie_usp_core_config
✓ IP INTEGRATOR	> 🚍 Utility Sources		Product family:	Virtex UltraScale+
Create Block Design			Project part:	Virtex UltraScale+ VCU118 Evaluation Platform (xcvu9p-flga2104-2L-e)

Figure 6 - IP catalog

Select "UltraScale+ PCI Express Integrated Block" under PCI Express of Standard Bus Interface.

Project Summary × IP Catalog ×									
Cores Interfaces									
Q ≍ ≑ ≇ +t, ⊁ ∂ ⊕ 0,									
Search: Q-									
Name ^1	AXI4	Status	License	VLNV					
> Memories & Storage Elements									
> 🗁 Network on Chip (NoC)									
> 🗁 Partial Reconfiguration									
> 🗁 SDAccel DSA Infrastructure									
Standard Bus Interfaces									
✓									
DMA/Bridge Subsystem for PCI Express	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip:xdma:4.1					
👎 PCIe PHY IP		Production	Included	xilinx.com:ip:pcie_phy:1.0					
👎 Queue DMA Subsystem for PCI Express	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip:qdma:3.0					
🌻 Stream Traffic Manager	AXI4, AXI4-Stream	Beta	Included	xilinx.com:ip:stm:1.0					
UltraScale+ PCI Express Integrated Bloc	AXI4-Stream	Production	Included	xilinx.com:ip:pcie4_uscale_plus:1.3					

Figure 7 - PCIe IP integrated block

Right-click on the selected IP and then click on "Customize IP..." from the drop-down menu.

Project Summary × IP Catalog ×						
Cores Interfaces						
Q ¥ ♦ ₩ 4 ⊁ 2 8	0					
Search: Q-						
Name	<u>^1</u>	AXI4	Status	License	VLNV	
> 🗁 Memories & Storage Elements						
> Setwork on Chip (NoC)						
> 🗁 Partial Reconfiguration						
> 📄 SDAccel DSA Infrastructure						
Standard Bus Interfaces						
PCI Express						
DMA/Bridge Subsystem for PC	Express	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip:xdma:4.1	
👎 PCIe PHY IP			Production	Included	xilinx.com:ip:pcie_phy:1.0	
👎 Queue DMA Subsystem for PC	I Express	AXI4, AXI4-Stream	Production	Included	xilinx.com:ip:qdma:3.0	
		AXI4, AXI4-Stream	Beta	Included	xilinx.com:ip:stm:1.0	
👎 UltraScale+ PCI Express Integr	ated Block	AVIA-Stream	Production	Included	xilinx.com:ip:pcie4_uscale_plus:1.3	
> 🚍 RapidlO	Pr	operties	Ctrl+E			
> 🗁 Storage	IP	<u>S</u> ettings				
> 📄 Storage & Network Processing	Ac	ld Repository				
> 🚍 Test NOC	R	efresh All Repositorie	s			
> 🚡 Video & Image Processing	۶ ا	ustomize IP				
Details	2 Li	cense Status				

Figure 8 - Customizing PCIe IP © Copyright 2019 Xilinx



JTAG Debugger

This a debug feature that captures a diagram that shows the Link Training and Status State Machine (LTSSM) which includes the following:

- Link training state diagram
- Reset sequence state diagram
- Receiver detect diagram

Configure the following settings in the "Basic" tab.

- Leave the default "Component Name".
- Change the "Mode" to **Advanced** to unlock all of the features of the IP.
- Make sure that the "Device/Port Type" is **PCI Express Endpoint device** and the "PCIe Block Location" is at **X1Y2**.
- Change the "Lane Width" to X8 and the "Maximum Link Speed" to 8.0 GT/s.
- Check that the "Reference Clock Frequency (MHz)" is set to 100MHz.

🝌 Re-customize IP		×
UltraScale+ PCI Express Integrated Block (1.3) Documentation IP Location C Switch to Defaults		4
Show disabled ports Show disabled ports	Component Name pcie4_uscale_plus_0 Board Easic Capabilities PF IDs PF BARs Legacy/MSI Cap Adv. Options-1 Adv. Options-2 Mode Advanced Device / Port Type PCI Express Endpoint device C Duad GT Quad AXI-ST Interface Width AXI-ST Interface Frequency (MHz) Z50 v Enable Client Tag AXI-ST Alignment Mode AVI-ST Interface Frequency (MHz) Z50 v Enable Client Tag AXI-ST Alignment Mode DWORD Aligned v AXI-ST Alignment Mode DWORD Aligned v AXI-ST Frame Straddle Reference Clock Frequency (MHz) DO0 MHz v Enable AXI-ST Frame Straddle Reference Clock Frequency (MHz) Colo MHz v Chable External PIPE Interface Additional Transceiver Control and Status Ports Enable RXI Message INTFC System reset polarity PCIe DRP Ports GT Channel DRP Enable RXI Message INTFC System reset polarity ACTIVE LOW v Tandem Configuration or Partial Reconfiguration None v December V Addition or Partial Reconfiguration None v Dable RXI Message INTFC System reset polarity Active Low v Tandem Co	Adv. Options-3 GT Settings Sh 4 > E ad 227 v T/S Core Clock Frequency (MHz) () 500 () 250
		OK Cancel

Figure 9 - Customizing PCIe core

In the "PF BARs" tab, change the "Size" and "Scale" to 1 Megabytes.



🍌 Customize IP												
UltraScale+ PCI Express Integrated Block (1.3)												
1 Documentation 📄 IP Location C Switch to Defaults												
Show disabled ports	Comp	onent Nam	e vcu118_pcie_x1	6_gen3						_		e
	Boar	d Basic	Capabilities	PF IDs	PF BARs	Legacy/MSI Cap	Adv. Options-1	Adv. Option	s-2 Adv. Options-3	G	T Settings	sh ⊴ 🕨 ∃
Base Address Registers (BARs) serve two purposes. Initially, they serve as a mechanism for the device to request blocks of address space in the system memu map. After the BIOS or OS determines what addresses to assign to the device, the Base Address Registers are programmed with addresses and the device use this information to perform address decoding.							memory ice uses					
	PFO)										8
	Ba	ir	Туре		64 bit	Prefetchable	Size		Scale		Value (Hex)	
			Memory	*			1	•	Megabytes	Ŧ	FFF00000	

Figure 10 - Customizing PF BARs

Go to the "Add. Debug Options" tab and tick the checkbox for "Enable JTAG debugger".



Figure 11 - Add debug option

A message dialog box will appear to confirm the IP directory. Click "OK".



Figure 12 - Confirmation of PCIe IP customization

Click "Generate".



🝌 Generate Output Products 🛛 🗙	
The following output products will be generated.	
Q, ★ ≑	
 P vcu118_pcie_x16_gen3.xci (OOC per IP) Instantiation Template Synthesized Checkpoint (.dcp) Structural Simulation Change Log 	
Synthesis Options	
Global Out of context per IP Run Settings	
Number of jobs: 6 🗸 🗸	
Apply Generate Skip	
Figure 12 Constate output product	

Figure 13 - Generate output product





Figure 14 - Confirmation of generated output product

Under the Vivado interface, check the "Design Runs" window that shows the status of synthesizing the pcie4_uscale_plus_0_synth_1 core configuration.

Tcl Console Messages Log Rep	ports Design Runs	×	
$Q_{q}\mid \texttt{X}\mid \clubsuit\mid \texttt{W}\mid \texttt{W}\mid \texttt{W}\mid \texttt{W}\mid \texttt{W}\mid \texttt{W}$	+ %		
Name	Constraints	Status	Progress
✓ ▷ synth_1 (active)	constrs_1	Not started	0%
▷ impl_1	constrs_1	Not started	0%
V Dut-of-Context Module Runs			
O pcie4_uscale_plus_0_synth_1	pcie4_uscale_plus_0	Running synth_design	0%

Figure 15 - Synthesizing the generated product



A check mark will appear beside the name of the PCIe core indicating that synthesis is complete.

Tcl Console Messages Log Re	ports Design Runs	×	
$Q_{i} \mid \texttt{X}_{i} \mid \texttt{Q}_{i} \mid \texttt{X}_{i} \mid \texttt{Q}_{i} \mid \texttt{X}_{i} \mid $	+ %		
Name	Constraints	Status	Progress
✓ ▷ synth_1 (active)	constrs_1	Not started	0%
▷ impl_1	constrs_1	Not started	0%
<pre>v pcie4_uscale_plus_0_synth_1</pre>	pcie4_uscale_plus_0	synth_design Complete!	1 00%

Figure 16 - Synthesized product

Right-click on "pcie4_uscale_plus_0(pcie4_uscale_plus_0.xci)" in the **Sources** window and click "Open IP Example Design..." from the drop-down menu.



Figure 17 - Open IP example design

Select a directory path for the example project. Click "OK".





A new Vivado window will open that contains the example reference design.

pcie4_uscale_plus_0_ex - [c:/FILES/project/	/vcu118/jtag_debugger_1/pcie4_uscale_plus_0_ex/pcie4	4_uscale_plus_0_ex.xpr] - Vivado	o 2019.1	
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u> rts	s <u>W</u> indow La <u>v</u> out <u>V</u> iew <u>H</u> elp	uick Access		
- 🕒 i 🛧 i 🖉 i 🐘 i 🗙 i 🕨	III Φ Σ ∞ X			
Flow Navigator 😤 🌲 ? 🔔	PROJECT MANAGER - pcie4_uscale_plus_0_ex			
V PROJECT MANAGER	Sources	? _ O C × Proje	ect Summary	
💠 Settings				
Add Sources		Ove Uve	rview Dashboard	
Language Templates	Design Sources (1) \$ xilinx_pcie4_uscale_ep (xilinx_pcie4)	4_uscale_ep.v) (3)	ttings Edit	
👎 IP Catalog	> Constraints (1)	Pro	oject name:	pcie4_uscale_plus_0_ex
	> Simulation Sources (5)	Pro	oject location:	c:/FILES/project/vcu118/jtag_debugger_1/pcie4_uscale_plus_0_ex
 IP INTEGRATOR 	> Guinty Sources	Pro	oduct family:	Virtex UltraScale+
Create Block Design		Pro	oject part:	Virtex UltraScale+ VCU118 Evaluation Platform (xcvu9p-flga2104-2L-e)
Open Block Design		То	p module name:	xilinx_pcie4_uscale_ep
Generate Block Design		Sir	rget language: mulator language:	Mixed

Figure 19 - New Vivado project containing example design

In the **Sources** window, Click and open the constraint file "xilinx_pcie4_uscale_plus_x1y2.xdc"



Figure 20 - Edit constraint file

Comment out or make the line of code active below.

set_property PACKAGE_PIN AM17 [getports sys_rst_n]



```
Project Summary x xilinx_pcie4_uscale_plus_x1y2.xdc*
c:/FILES/project/vcu118/vcu118_pcie_x16_gen3_ex/imports/xilinx_pcie4_uscale_plus_x1y2.xdc
Q, 💾 ← 🥕 🔏 🖪 🗈 🗙 🖊 🖩 🖓
 58
 59
 60 # Link Speed - Gen3 - 8.0 Gb/s
 61 # Link Width - X16
 62 # AXIST Width - 512-bit
63 # AXIST Frequ - 250 MHz = User Clock
64 # Core Clock - 500 MHz
 65 # Pipe Clock - 125 MHz (Gen1) / 250 MHz (Gen2/Gen3/Gen4)
 66 ¦ #
 67 # Family
               - virtexuplus
 68
   # Part
               - xcvu9p
 69 | # Package
               - flga2104
 70 # Speed grade - -2L
   # PCIe Block - X1Y2
 71
   # Xilinx BNo
 72
               - 5
 73
 74 # Xilinx Reference Board is VCU118
75 ! #
 76
   #
 77
   # PLL TYPE
               - QPLL1
 78 : #
79
   # User Time Names / User Time Groups / Time Specs
 80
    *****
 81
82 create_clock -name sys_clk -period 10 [get_ports sys_clk_p]
 83 4
84 | set_false_path -from [get_ports sys_rst_n]
 85
   set_property PULLUP true [get_ports sys_rst_n]
 86
 87 | set property IOSTANDARD LVCMOS18 [get ports sys rst n]
 88
 89 set property PACKAGE PIN AM17 [get ports sys rst n]
```

Figure 21 – Activate reset pin

Add the following lines of code:

```
set property BITSTREAM.CONFIG.SPI BUSWIDTH 8 [current design]
set property BITSTREAM.CONFIG.EXTMASTERCCLK EN div-1 [current design]
set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]
set property BITSTREAM.CONFIG.SPI FALL EDGE YES [current design]
143 | # CLOCK ROOT LOCKing to Reduce CLOCK SKEW
144 # Add/Edit Clock Routing Option to improve clock path skew
145 ! #
146 # BITFILE/BITSTREAM compress options
148 # Flash Programming Example Settings: These should be modified to match the target board.
150
151 set property BITSTREAM.CONFIG.SPI_BUSWIDTH 8 [current design]
152 set property BITSTREAM.CONFIG.EXTMASTERCCLK EN div-1 [current design]
    set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]
153
154 set property BITSTREAM.CONFIG.SPI FALL EDGE YES [current design]
155
    # sys clk vs TXOUTCLK
156
157 ! set clock groups -name asyncl8 -asynchronous -group [get clocks [sys clk]] -group [get clocks -
```

Figure 22 - Adding lines of code



Check the hierarchy of the "Design Sources" to check if it includes a debugger wrapper module.

Sources
$\mathbf{Q} \mid \mathbf{X} \mid \mathbf{a} \mid \mathbf{+} \mid \mathbf{P} \mid \mathbf{a} \mid \mathbf{a} \mid \mathbf{A}$
V 🗁 Design Sources (1)
✓ ● ♣ xilinx_pcie4_uscale_ep (xilinx_pcie4_uscale_ep.v) (3)
> ₽ ■ mem_clk_inst: clk_wiz_0 (clk_wiz_0.xci) (1)
✓ ₽
vcu118_pcie_x16_gen3 (vcu118_pcie_x16_gen3.v) (1)
inst:vcu118_pcie_x16_gen3_pcie4_uscale_core_top (vcu118_pcie_x16_gen3_pcie4_uscale_core_top.v) (5)
🗸 🔵 debug_wrapper_U : vcu118_pcie_x16_gen3_debug_wrapper (vcu118_pcie_x16_gen3_debug_wrapper.v) (3)
debug_probes_inst:vcu118_pcie_x16_gen3_debug_probes(vcu118_pcie_x16_gen3_debug_probes.v)
debug_axi4l_s_inst:vcu118_pcie_x16_gen3_debug_axi4l_s (vcu118_pcie_x16_gen3_debug_axi4l_s.v)
✓ ♀ jtag_axi4l_m_inst:vcu118_pcie_x16_gen3_jtag(vcu118_pcie_x16_gen3_jtag.xci)(1)
vcu118_pcie_x16_gen3_jtag(vcu118_pcie_x16_gen3_jtag_arch) (vcu118_pcie_x16_gen3_jtag.vhd) (1)
∅ U0 : jtag_axi_v1_2_9_jtag_axi
> 🔵 genblk2.pcie_4_0_pipe_inst : vcu118_pcie_x16_gen3_pipe (vcu118_pcie_x16_gen3_pipe.v) (6)
> 🔵 genblk2.gt_top_i:vcu118_pcie_x16_gen3_phy_top (vcu118_pcie_x16_gen3_phy_top.v) (2)
vcu118_pcie_x16_gen3_sys_clk_gen_ps (vcu118_pcie_x16_gen3_sys_clk_gen_ps.v)
> 🔵 vcu118_pcie_x16_gen3_pipe (vcu118_pcie_x16_gen3_pipe.v) (6)
pcie_app_uscale_i : pcie_app_uscale (pcie_app_uscale.v) (1)
✓
✓
xilinx_pcie4_uscale_plus_x1y2.xdc
✓ Simulation Sources (5)
> 🗁 sim_1 (5)
✓ ☐ Utility Sources
🕞 utils_1

Figure 23 - Design source hierarchy

Click "Generate Bitstream".

✓ SIMULATION

Run Simulation

- ✓ RTL ANALYSIS
 - > Open Elaborated Design
- ➤ SYNTHESIS
 - 🕨 Run Synthesis
 - > Open Synthesized Design
- ✓ IMPLEMENTATION
 - Run Implementation
 - > Open Implemented Design



Figure 24 - Generate bitstream © Copyright 2019 Xilinx



A message dialog box will appear. Click "Yes".

 No Implementation Results Available
 ×

 Image: There are no implementation results available. OK to launch synthesis and implementation?
 Generate Bitstream' will automatically start when synthesis and implementation completes.

 Image: Don't show this dialog again
 Yes
 No

Figure 25 - Launch synthesis and implementation

A message dialog will appear. Click "OK".

🝌 Launch Runs	×
Launch the selected synthesis or implementation runs.	4
Launch directory: See Sefault Launch Directory>	~
Options	_
● Launch runs on local host Number of jobs: 6 ~	
◯ <u>G</u> enerate scripts only	
Don't show this dialog again	
ОК Сапсе	9

Figure 26 - Launch Runs

Bitstream Generation Completed	×
Bitstream Generation successfully completed.	
Open Implemented Design	
◯ <u>V</u> iew Reports	
Open <u>H</u> ardware Manager	
Generate Memory Configuration File	
Don't show this dialog again	
OK Cancel	

Figure 27 - Bitstream generation completed

© Copyright 2019 Xilinx

Click "Cancel".



Expand "Open Hardware Manager".

~	IMPLEMENTATION
	Run Implementation
	> Open Implemented Design
~	PROGRAM AND DEBUG
	Senerate Bitstream
	> Open Hardware Manager

Figure 28 - Open Hardware Manager

Click on "Open Target" and select "Open New Target..." from the drop-down menu.

Y PROGRAM AND DEBUG	Modified:
Senerate Bitstream	Copied fro
✓ Open Hardware Manager	Copied on:
Open Target	<
Program Dev 🧳 Auto Con	nect
Recent T	argets 🕨 🗕
Add Conligui Open Ne	w Target
	Q ÷

Figure 29 – Open New Target

A setup wizard will appear. Click "Next".

When the provide the function of the remote machine on which the instance of a Vivado Hardware Server is running.	

Figure 30 - Open Hardware Target



Select "Local server" if the target device is connected to the local machine. Click "Next".

🝌 Open New Ha	ardware Target	×
Hardware Se Select local or r local machine; e	erver Settings emote hardware server, then configure the host name and port settings. Use Local server if the target is attached to otherwise, use Remote server.	the 🗼
<u>C</u> onnect to:	Local server (target is on local machine)	
Click Next to	launch and/or connect to the hw_server (port 3121) application on the local machine. < Back	Cancel

Figure 31 - Hardware Server Settings

Check if the correct device target is shown under "Hardware Devices". Click "Next".

lect Hardw	are Target								
elect a hardware target from the list of available targets, then set the appropriate JTAG clock (TCK) frequency. If you do not see the spected devices, decrease the frequency or select a different target.									
	.,								
lardware <u>T</u> ar	gets								
Туре	Name		JTAG Clock Fre	equency					
xilinx_tcf	Digilent/2103	308A1C883	15000000	~					
						.]			
			A	dd Xilinx Vi	rtual Cable (XVC	:)			
	. " .		A	dd Xilinx Vi	rtual Cable (XVC	;)			
łardware <u>D</u> ev	rices (for unkno	own devices,	Ad, specify the Inst	dd Xilinx Vi ruction Re	rtual Cable (XVC egister (IR) lengt	:) h)			
łardware <u>D</u> ev Name	rices (for unkno	own devices, IR Length	Art, specify the Inst	dd Xilinx Vi ruction Re	rtual Cable (XVC egister (IR) lengt	;) h)			
lardware <u>D</u> ev Name @ xcvu9p_0	rices (for unkno ID Code 04B31093	own devices, IR Length 18	Ar A	dd Xilinx Vi ruction Re	rtual Cable (XVC egister (IR) lengt	;) h)			
lardware <u>D</u> ev Name @ xcvu9p_0	ID Code 04B31093	own devices, IR Length 18	Ar	dd Xilinx Vi ruction Re	rtual Cable (XVC egister (IR) lengt	;) h)			
Hardware Dev Name () xcvu9p_0 Hardware sen	ID Code 04B31093 ver: localhost:3	IR Length 18 121	Ar	dd Xilinx Vi ruction Re	rtual Cable (XVC egister (IR) lengt	;) h)			
Hardware <u>D</u> ev Name () xcvu9p_0 Hardware sen	ices (for unkno ID Code 04B31093 ver: localhost3	IR Length 18	Ar	dd Xilinx Vi	rtual Cable (XVC	;) h)			
Hardware <u>D</u> ev Name () xcvu9p_0 Hardware serv	ices (for unkno ID Code 04B31093 ver: localhost3	IR Length 18 3121	Ar	dd Xilinx Vi	rtual Cable (XVC	;) h)			

Figure 32 - Select Hardware Target

A summary page will appear. Click "Finish".



🍌 Open New Hardware Target	×
Open Hardware Hardware Serve Server: local Target Settings Target Xilinx Frequency: 1	
XILINX. To connect to the h 3	<u>Finish</u> Cancel

Figure 33 - Open hardware target summary

Select "xcu9p_0" in the Hardware window.

Hardware	? _ 🗆 🖒 ×
$Q \mid \underbrace{\mathtt{T}}_{A} \mid \diamondsuit \mid \And \mid \mathrel{\blacktriangleright} \mid \mathrel{\boxtimes} \mid \underbrace{\blacksquare} \mid$	۰
Name	Status
 Iocalhost (1) 	Connected
✓ ■ ✓ xilinx_tcf/Digilent/210308A1C883	Open
v	Not programmed
SysMon (System Monitor)	

Figure 34 - Hardware window

Right-click on it to program the device.



Figure 35 - Program device

Make sure the correct ".bit" and ".ltx" files are selected. Click "Program".



À Program Device		×
Select a bitstream pro- cores contained in the	gramming file and download it to your hardware device. You can optionally select a debug probes file that corresponds to the debug bitstream programming file.	4
Bitstream file:	c:/FILES/project/vcu118/jtag_debugger_1/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/xilinx_pcie4_uscale_ep.bit	
Debug probes file:	c:/FILES/project/vcu118/jtag_debugger_1/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/debug_nets.ltx	
Enable end of s	tartup check	
?	<u>P</u> rogram Cano	el

Figure 36 - Bitstream file and debug probe file

An expected error will be shown in the Tcl Console. Enter the following command to resolve the error:

```
set_param xicom.use_bitstream_version_check false
```

A Program Device X	
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.	
ок	
Tcl Console × Messages Serial I/O Links Serial I/O Scans	
set_property PROGRAM.FILE (c:/FILES/project/vcull8/vcull8_pcie_x16_g	m3_ex/vcull0_pcie_x16_gen3_ex.runs/imp1_1/xilinx_pcie4_uscale_ep.bit) [get_hw_devices xcvu9p_0]
ERROR: [Labtools 27-3303] Incorrect bitstream assigned to device. Bi To allow the bitstream to be programmed to the device, use "set para ERROR: [Labtools 27-3165] End of startup status: LOW [ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier err	stream was generated for part xcvuSp-figs2104-2L-e, target device (with IDCODE revision 0) is compatible with esl revision bitstreams. xicom.use_bitstream_version_check false" tol command. prs.
Type a Tcl command here	

Figure 37 - set_param xicom.use_bitstream_version_check false

The Tcl command is shown in the figure below.



Figure 38 - Tcl command

The Tcl Console window will activate the Tcl command as shown below.





Figure 39 - Tcl console

Reprogram the device. After successfully programming the target device, an AXI core "hw_axi_1" should appear in the hardware window.



Figure 40 - Programmed device with hw_axi_1

Locate the Tcl file "test_rd.tcl" inside the example project. See the example path below.



Figure 41 - Tcl file test_rdl

Source the "test_rd.tcl" file in the Tcl Console. This command is used to read in data stored in BRAM through the Tcl interface. The Tcl command is shown below.

Source C:/FILES/project/vcu118/jtag_debugger_1/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.srcs/sou rces_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie_debugger/test_rd.tcl



Tcl Console × Messages Serial I/O Links Serial I/O Scans



Figure 42 - Tcl console result of sourcing test_rd.tcl

After sourcing the test_rd.tcl file, it will generate the following set of ".DAT" files. See Appendix A: Tcl Console Result of test_rd.tcl for the complete Tcl console results of a test_rd.tcl file.

- pcie debug static info.dat
- pcie debug rst trc.dat
- pcie debug ltssm trc.dat
- pcie debug rxdet trc.dat
- pcie_debug_info_trc.dat

pcie4_uscale_plus_0_ex							
Share View							
→ This PC → Windows (C:) → FILES →	project > vcu118 >	jtag_debugger_1 → p	cie4_uscale_plus_0_ex				
Name	Date modified	Туре	Size				
📙 .Xil	07/06/2019 18:22	File folder					
📙 imports	07/06/2019 17:44	File folder					
pcie4_uscale_plus_0_ex.cache	10/06/2019 08:34	File folder					
pcie4_uscale_plus_0_ex.hw	10/06/2019 08:43	File folder					
pcie4_uscale_plus_0_ex.ip_user_files	10/06/2019 08:34	File folder					
pcie4_uscale_plus_0_ex.runs	10/06/2019 08:34	File folder					
pcie4_uscale_plus_0_ex.sim	10/06/2019 08:34	File folder					
pcie4_uscale_plus_0_ex.srcs	10/06/2019 08:34	File folder					
📋 pcie_debug_info_trc.dat	07/06/2019 18:04	DAT File	1 KB				
pcie_debug_ltssm_trc.dat	07/06/2019 18:07	DAT File	6 KB				
pcie_debug_rst_trc.dat	07/06/2019 18:04	DAT File	1 KB				
pcie_debug_static_info.dat	07/06/2019 18:04	DAT File	1 KB				
📄 rxdet.dat	07/06/2019 18:07	DAT File	0 KB				
vivado.jou	07/06/2019 18:22	JOU File	4 KB				
📄 vivado	07/06/2019 18:22	Text Document	24 KB				
🝌 pcie4_uscale_plus_0_ex	07/06/2019 18:00	Vivado Project File	19 KB				

Figure 43 - Generated DAT files

Source "draw_ltssm.tcl" to capture the LTSSM state diagram. An expected error will occur that requires the user to install Tcl/Tk packages. See Appendix B: Tcl/Tk Package Installation Guide.



Tcl Console 🛛 🗙	Messages Serial I/O Links Serial I/O Scans
0, 素 ♦	
<pre>source C:/FI # package re # package re can't find p while ex "package req C (file "C</pre>	LES/project/vcull8/jtag_debugger_1/pcie4_uscale_plus_0_ex/pcie quire Tcl 8.5 quire Tk ackage Tk ecuting uire Tk" :/FILES/project/vcull8/jtag_debugger_1/pcie4_uscale_plus_0_ex/

Figure 44 - Tcl/Tk package error

Copy the Tcl files from **pcie_debugger folder** into the "pcie_uscale_plus_0_ex" project folder. All the generated **DAT** files and PCIe debug **Tcl** files must be in one location.

is PC > Window	s (C:) > FILES > project > vcu118 > jtag_debug	gger_1 > pcie4_uscale_p	plus_0_ex			
*	Name	Date modified	Туре	Size		
*	IXI	6/10/2019 10:15 A	File folder			
*	imports	6/10/2019 10:15 A	File folder			
	pcie4_uscale_plus_0_ex.cache	6/10/2019 10:19 A	File folder			
*	pcie4_uscale_plus_0_ex.hw	6/10/2019 11:25 A	File folder			
	pcie4_uscale_plus_0_ex.ip_user_files	6/10/2019 10:15 A_	File folder			
	pcie4_uscale_plus_0_ex.runs	6/10/2019 10:19 A	File folder			
	pcie4_uscale_plus_0_ex.sim	6/10/2019 10:15 A	File folder			
	pcie4_uscale_plus_0_ex.srcs	6/10/2019 10:15 A	File folder			
	pcie_debug_info_trc.dat	6/10/2019 11:51 A	DAT File	1 KB		
	pcie_debug_ltssm_trc.dat	6/10/2019 11:53 A	DAT File	6 KB		
	pcie_debug_rst_trc.dat	6/10/2019 11:51 A	DAT File	1 KB		
	pcie_debug_static_info.dat	6/10/2019 11:51 A	DAT File	1 KB		
	🗋 rxdet.dat	6/10/2019 11:53 A	DAT File	0 KB		
	🗋 vivado.jou	6/10/2019 10:16 A	JOU File	1 KB		
	vivado_pid174472.str	6/10/2019 10:16 A	STR File	9 KB		
	📄 vivado	6/10/2019 10:16 A	Text Document	13 KB		
	pcie4_uscale_plus_0_ex	6/10/2019 10:48 A	Vivado Project File	19 KB		
r		4				
View						
ows (C:) > FILE	S > project > vcu118 > jtag_debugger_1 > pci	e4_uscale_plus_0_ex > p	pcie4_uscale_plus_0_ex	.srcs > sources_1 > i	p > pcie4_uscale_plus_0	> pcie4_uscale_plus_0 > pcie_deb
^	Name ^	Date modified	Туре	Size		
	Garaw_Itssm	6/10/2019 10:04 A	TCL File	12 KB		
1	🖂 🤤 draw reset	6/10/2019 10:04 A	TCL File	6 KB		
1	🖂 🤤 draw_rxdet	6/10/2019 10:04 A	TCL File	5 KB		
1			and the	E MD		

Figure 45 - Add JTAG debug Tcl files

Double click on each PCIe debugger Tcl files to generate a diagram:

- draw_ltssm.tcl
- draw_reset.tcl
- draw_rxdet.tcl



pcie4_uscale_plus_0_ex									
Share View									
This PC > Windows (C:) > FILES > project > vcu118 > jtag_debugger_1 > pcie4_uscale_plus_0_ex									
lds ≠ ^ □ Name Date modified Type ^ Size									
nts 🖈	📕 .Xil	6/10/2019 10:15 A	File folder						
*	📜 imports	6/10/2019 10:15 A	File folder						
*	pcie4_uscale_plus_0_ex.cache	6/10/2019 10:19 A	File folder						
(E:) 🖈	pcie4_uscale_plus_0_ex.hw	6/10/2019 11:25 A	File folder						
	pcie4_uscale_plus_0_ex.ip_user_files	6/10/2019 10:15 A	File folder						
	pcie4_uscale_plus_0_ex.runs	6/10/2019 10:19 A	File folder						
	pcie4_uscale_plus_0_ex.sim	6/10/2019 10:15 A	File folder						
cts	pcie4_uscale_plus_0_ex.srcs	6/10/2019 10:15 A	File folder						
	pcie_debug_info_trc.dat	6/10/2019 11:51 A	DAT File	1 KB					
nts	pcie_debug_ltssm_trc.dat	6/10/2019 11:53 A	DAT File	6 KB					
ads	pcie_debug_rst_trc.dat	6/10/2019 11:51 A	DAT File	1 KB					
103	pcie_debug_static_info.dat	6/10/2019 11:51 A	DAT File	1 KB					
	📄 rxdet.dat	6/10/2019 11:53 A	DAT File	0 KB					
	🗋 vivado.jou	6/10/2019 10:16 A	JOU File	1 KB					
	vivado_pid174472.str	6/10/2019 10:16 A	STR File	9 KB					
(A:)	🧐 draw_ltssm	6/10/2019 10:04 A	TCL File	12 KB					
s (C:)	🧐 draw_reset	6/10/2019 10:04 A	TCL File	6 KB					
RY (D:)	🎯 draw_rxdet	6/10/2019 10:04 A	TCL File	5 KB					
(E:)	🧐 test_rd	6/10/2019 10:04 A	TCL File	5 KB					
(CARD	vivado	6/10/2019 10:16 A	Text Document	13 KB					
~	À pcie4_uscale_plus_0_ex	6/10/2019 10:48 A	Vivado Project File	19 KB					

Figure 46 - Debug Tcl files and generated DAT files in one directory

Generated LTSSM diagram from the "draw_ltssm.tcl" file:

- Green color transitioned state during the capture window
- Orange color last state
- Red arrow last transition state
- Numbers beside the arrow indicates the number of times the transition happened between the two states



Figure 47 - LTSSM diagram

Xilinx PCIe In-system Debugger for Reset Sequence from the "draw_reset.tcl" file:





Figure 48 - Reset sequence

Xilinx PCIe In-system Debugger for Receiver Detect from "draw_rxdet.tcl" file:



Figure 49 - Receiver detect © Copyright 2019 Xilinx



In System IBERT

Another debug feature available in UltraScale+ PCIe cores is performing a full 2D Eye Scan limited to user raw data only. To obtain an eye scan, the in-system Integrated Bit Error Ratio Tester (IBERT) must be enabled. The following is a step-by-step guide in obtaining an eye diagram. Please refer to some of the steps in "General Design Steps in Configuring the PCIe Core".

Create a new project. Provide a project name and location for configuring the PCIe core IP catalog.

🍐 New Project						×
Project Name Enter a name for y	our project and :	specify a directory where	the project data files will	be stored.		A
<u>P</u> roject name:	pcie_usp_core	e_config_2				۲
Project location:	C:/FILES/proje	ct/vcu118				⊗
🕑 Create proje	ct subdirectory					
Project will be c	reated at: C:/FILI	ES/project/vcu118/pcie_	usp_core_config_2			
-						
?			< <u>B</u> ack	<u>N</u> ext ≻	<u>F</u> inish	Cancel

Figure 50 - Project Name

In the "Add. Debug Options" tick the "Enable In System IBERT" check box.



Figure 51 - Enable IBERT

Open and provide a location for the IP example design.



Figure 52 - IBERT IP example



A new Vivado project containing the IP example design will initialize.

🍌 pcie4_uscale_plus_0_ex - [c:/FILES/project/vcu118/in_system_jbert_2/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_exxpr] - Vivado 2019.1							
<u>File Edit Flow Iools Reports Window Layout View Help</u>							
Flow Navigator 🗧 🌲 ? 🔔	PROJECT MANAGER - pcie4_uscale_plus_0_ex						
✓ PROJECT MANAGER	Sources	? _ O 🛚 X	Project Summary				
🔅 Settings							
Add Sources		\$	Overview Dashboard				
Language Templates	Design Sources (1) 1 xilinx_pcie4_uscale_ep (xilinx_pcie4)	e4_uscale_ep.v) (3)	Settings Edit				
₽ IP Catalog	> Constraints (1)		Project name:	pcie4_uscale_plus_0_ex			
	> Simulation Sources (5)		Project location:	c:/FILES/project/vcu118/in_system_ibert _2/pcie4_uscale_plus_0_ex			
 IP INTEGRATOR 	> 🗁 Utility Sources		Product family:	Virtex UltraScale+			
Create Block Design			Project part:	Virtex UltraScale+ VCU118 Evaluation Platform (xcvu9p-flga2104-2L-e)			
Open Block Design			Top module name:	xilinx_pcie4_uscale_ep			
Conorato Block Docign			Target language:	VHDL			
Generale Diock Design			Simulator language:	Mixed			

Figure 53 - Example IP project

The Design sources hierarchy must include the instantiation of In System IBERT.

PROJECT MANAGER - pcie4_uscale_plus_0_ex
Sources
✓
v Statistics xilinx_pcie4_uscale_ep (xilinx_pcie4_uscale_ep.v) (3)
> 👎 🗏 mem_clk_inst: clk_wiz_0 (clk_wiz_0.xci)
✓ ₽ ■ pcie4_uscale_plus_0_i : pcie4_uscale_plus_0 (pcie4_uscale_plus_0.xci) (1)
pcie4_uscale_plus_0 (pcie4_uscale_plus_0.v) (1)
inst: pcie4_uscale_plus_0_pcie4_uscale_core_top (pcie4_uscale_plus_0_pcie4_uscale_core_top.v) (5)
In_system_ibert_pcie_i : pcie4_uscale_plus_0_ibert (pcie4_uscale_plus_0_ibert.xci) (2)
MDM_Core(IMP) (mdm_core.vhd) (3)
pcie4_uscale_plus_0_ibert (pcie4_uscale_plus_0_ibert.v) (1)
<pre>inst:in_system_ibert_v1_0_9_in_system_ibert</pre>
> genblk2.pcie_4_0_pipe_inst: pcie4_uscale_plus_0_pipe (pcie4_uscale_plus_0_pipe.v) (5)
genblk2.gt_top_i: pcie4_uscale_plus_0_phy_top (pcie4_uscale_plus_0_phy_top.v) (2)
pcie4_uscale_plus_0_sys_clk_gen_ps (pcie4_uscale_plus_0_sys_clk_gen_ps.v)
pcie4_uscale_plus_0_pipe (pcie4_uscale_plus_0_pipe.v) (5)
pcie_app_uscale_i: pcie_app_uscale (pcie_app_uscale.v) (1)

Figure 54 - Design sources hierarchy

In updating the constraint files, see the following figures:

- Figure 20 Edit constraint file
- Figure 21 Activate reset pin
- Figure 22 Adding lines of code

Run synthesis in the flow navigator window.



~	RT	'L ANALYSIS
	>	Open Elaborated Design
~	SY	NTHESIS
	►	Run Synthesis
	>	Open Synthesized Design

Figure 55 - Synthesis

Generate Bitstream from the flow navigator.

	~	IMF	PLEMENTATION	
		►	Run Implementation	
		>	Open Implemented Des	sign
	×.	PR	OGRAM AND DEBUG	
		1 0	Generate Bitstream	
		>	Open Hardware Manag	er
		Fig	jure 56 - Generate bits	stream
Bit	strear	n Ger	neration Completed	×
Bit	stream	n Gen Bit:	neration Completed stream Generation successfully c	ompleted.
Bit	strear 1 Next	n Gen Bit:	neration Completed stream Generation successfully c	ompleted.
Bit	strear Next	n Gen Bit:	neration Completed stream Generation successfully c pen Implemented Design	ompleted.
Bits	strear Next	n Gen Bitt	neration Completed stream Generation successfully c sen Implemented Design ew Reports	ompleted.
Bit	Next	n Gen Bit: Op Vie Op	neration Completed stream Generation successfully c en Implemented Design w Reports en <u>H</u> ardware Manager	ompleted.
Bits	Next	n Gen Bit: Op Vie Op Ge	neration Completed stream Generation successfully c pen Implemented Design ew Reports pen <u>H</u> ardware Manager enerate Memory Configuration File	ompleted.
Bit	Next (n Gen Bit: Op <u>Vie</u> Op <u>G</u> e	neration Completed stream Generation successfully c ben Implemented Design ew Reports ben <u>H</u> ardware Manager enerate Memory Configuration File show this dialog again	ompleted.

Figure 57 - Bitstream complete

Run the below Tcl command:

Click "Cancel".

Set_param xicom.enable_isi_pcie_fix 1



Tcl Console × Messages Log Reports Design Runs Debug
Q, <u>X</u> ♦ II □ Ⅲ □
<pre>Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3087.703 ; gain = 0.000 INF0: [Project 1-111] Unisim Transformation Summary: A total of 147 instances were transformed. IBUF => IBUF (IBUFCTRL, INBUF): 1 instances IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances Open_run: Time (s): cpu = 00:01:43 ; elapsed = 00:01:12 . Memory (MB): peak = 3622.398 ; gain = 1661.039</pre>
set_param xicom.enable_isi_pcie_fix 1
Tcl Console × Messages Log Reports Design Runs ? _ 🗆 🖄
<pre> launch_runs impl_1 -to_step write_bitstream -jobs 4 INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/FILE8/project/vcull8/in_system_ibert_2/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0</pre>

Figure 58 - Tcl command set_param

Program the device using the correct bitstream file and debug probe file.

🍌 Program Device		×
Select a bitstream proc contained in the bitstre	gramming file and download it to your hardware device. You can optionally select a debug probes file that corresponds to the debug cores nam programming file.	4
Bitstre <u>a</u> m file:	c/FILES/project/vcu118/in_system_ibert_2/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/xilinx_pcie4_uscale_ep.bit	» ···
Debug probes file:	c/FILES/project/vcu118/in_system_ibert_2/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/debug_nets.lb	3
Enable end of st	tartup check	
?	<u>P</u> rogram C	ancel

Figure 59 - Program device

If the errors **Xicom 50-38** & **Labtools 27-3176** occur, connect the endpoint device to a host computer to supply a reference clock.

NARNING: [Xicom 50-99] Incorrect bitstream assigned to device. Bitstream was generated for part xcvu9p-flga2104-2L-e, target device (with IDCODE revision 0) is compatible INFO: [Labtools 27-3164] End of startup status: HIGH program, hwy devices: Time (s): cup = 00:00:12 : lapsed = 00:00:12 . Memory (MB): peak = 2101.004 ; gain = 14.258 refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0] WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped. WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped. ERROR: [Xicom 50-38] xicom: Device:0, user chain number:1, slave index:2. Reading intermittently wrong data from core. Try slower target speed. Make sure design meets timi ERROR: [Xicols 27-316] hw server failed during intermal command. Resolution: Check that the hw_server is running and the hardware connectivity to the target

Figure 60 – Error Xicom 50-38 & Labtools 27-3176

If the errors Labtools 27-3303 & Common 17-39 occur, enter the Tcl command below:

set_param xicom.use_bitstream_version_check false

ERROR: [Labtools 27-3303] Incorrect bitstream assigned to device. Bitstream was generated for part xcvu5p-f1ga2104-2L-e, target device (with IDCODE revision 0) is compatible with est revision bitstreams. To allow the bitstream to be programmed to the device, use "set_param xicom.use_bitstream_version_check false" tol command. ERROR: [Labtools 27-316] Ind of startup statum: LOW ERROR: [Labtools 27-316] ind of startup statum: LOW ERROR: [Common 17-35] 'program_hw_devices' failed due to earlier errors.

Figure 61 - Error Labtools 27-3303 & Common 17-39



If the program is successful, an "In-System IBERT" should appear in the hardware window as shown below.

HARDWARE MANAGER - localhost/xilinx_tcf/Digilent/210308A1C883				
There are no serial I/O links. Auto-detect links Create links				
Hardware				
Q X ♦ ∅ ▶ ≫				
Name	Status			
V I localhost (1)	Connected			
✓ ■ ✓ xilinx_tcf/Digilent/210308	Open			
@ xcvu9p_0 (2)	Programmed			
SysMon (System Mon				
✓ II In-System IBERT (pci€				
V No. 226 (4)				
⊠ MGT_X1Y28				
□ MGT_X1Y29				
□ MGT_X1Y30				
MGT_X1Y31				
✓ № Quad_227 (4)				
Red MGT_X1Y32				
Red MGT_X1Y33				
MGT_X1Y34				
MGT_X1Y35				

Figure 62 - Hardware window

Under the Vivado Interface, open the "Serial I/O Links" tab and select "create links".

Tcl Console Messages Serial I/O Links × Serial I/O Scans	? _ 0 [
Q 풒 ≑ +	
	Auto-detect links or create links to add serial I/O links to this window.

Figure 63 - Serial I/O links

Click the "+" sign to select the desired TX GTs and/or RX GTs.



o create a new link select a TX GT and/or an RX G	iT, then click the Add button on the New Links toolbar.
TX GTs	RX GTs
Search: Q-	Search: Q.
MGT_X1Y28/TX (xcvu9p_0/Quad_226)	MGT_X1Y28/RX (xcvu9p_0/Quad_226)
MGT_X1Y29/TX (xcvu9p_0/Quad_226)	MGT_X1Y29/RX (xcvu9p_0/Quad_226)
MGT_X1Y30/TX (xcvu9p_0/Quad_226)	MGT_X1Y30/RX (xcvu9p_0/Quad_226)
MGT_X1Y31/TX (xcvu9p_0/Quad_226)	MGT_X1Y31/RX (xcvu9p_0/Quad_226)
MGT_X1Y32/TX (xcvu9p_0/Quad_227)	MGT_X1Y32/RX (xcvu9p_0/Quad_227)
MGT_X1Y33/TX (xcvu9p_0/Quad_227)	MGT_X1Y33/RX (xcvu9p_0/Quad_227)
MGT_X1Y34/TX (xcvu9p_0/Quad_227)	MGT_X1Y34/RX (xcvu9p_0/Quad_227)
MGT_X1Y35/TX (xcvu9p_0/Quad_227)	MGT_X1Y35/RX (xcvu9p_0/Quad_227)
+ -	No content
✓ <u>C</u> reate link group	
<u>C</u> reate link group <u>Link group 0</u>	8
Create link group Link group description: Link Group 0 Qpen Serial I/O Analyzer layout	0
	8

Figure 64 - Create links

The "New Links" field must contain the selected TX GTs and /or RX GTs. Click "OK".

		RX GTs	
earch: Q-		Search: Q.	
ew Links			
+ -			
Description	ТХ	RX	
🗞 Link 0	MGT_X1Y28/TX (xcvu9p_0/Quad_226)	MGT_X1Y28/RX (xcvu9p_0/Quad_226)	
S Link 1	MGT_X1Y29/TX (xcvu9p_0/Quad_226)	MGT_X1Y29/RX (xcvu9p_0/Quad_226)	
S Link 2	MGT_X1Y30/TX (xcvu9p_0/Quad_226)	MGT_X1Y30/RX (xcvu9p_0/Quad_226)	
S Link 3	MGT_X1Y31/TX (xcvu9p_0/Quad_226)	MGT_X1Y31/RX (xcvu9p_0/Quad_226)	
S Link 4	MGT_X1Y32/TX (xcvu9p_0/Quad_227)	MGT_X1Y32/RX (xcvu9p_0/Quad_227)	
S Link 5	MGT_X1Y33/TX (xcvu9p_0/Quad_227)	MGT_X1Y33/RX (xcvu9p_0/Quad_227)	
S Link 6	MGT_X1Y34/TX (xcvu9p_0/Quad_227)	MGT_X1Y34/RX (xcvu9p_0/Quad_227)	
S Link 7	MGT_X1Y35/TX (xcvu9p_0/Quad_227)	MGT_X1Y35/RX (xcvu9p_0/Quad_227)	
S LINK /			

Figure 65 - New links

The "Serial I/O Links" must also contains the links selected from the previous step.



· · · · · ·										
Tcl Console Messages	Serial I/O Lin	ks × Serial I	/O Scans							
Q ¥ ≑ +,										
Name	ТХ	RX	TX Pre-Cursor		TX Post-Cursor		TX Diff Swing		DFE Enabled	
Ungrouped Links (0)										
Sink Group 0 (8)			User Value	\sim	User Value	\sim	User Value	\sim	User Value	\sim
N Link 0	MGT_X1Y28/TX	MGT_X1Y28/RX	User Value	\sim	User Value	\sim	User Value	\sim	User Value	\sim
N Link 1	MGT_X1Y29/TX	MGT_X1Y29/RX	User Value	\sim	User Value	\sim	User Value	\sim	User Value	\sim
N Link 2	MGT_X1Y30/TX	MGT_X1Y30/RX	User Value	\sim	User Value	\sim	User Value	\sim	User Value	\sim
N Link 3	MGT_X1Y31/TX	MGT_X1Y31/RX	User Value	\sim	User Value	\sim	User Value	\sim	User Value	\sim
N Link 4	MGT_X1Y32/TX	MGT_X1Y32/RX	User Value	\sim	User Value	\sim	User Value	\sim	User Value	\sim
N Link 5	MGT_X1Y33/TX	MGT_X1Y33/RX	User Value	\sim	User Value	\sim	User Value	\sim	User Value	\sim
N Link 6	MGT_X1Y34/TX	MGT_X1Y34/RX	User Value	\sim	User Value	\sim	User Value	\sim	User Value	\sim
N Link 7	MGT_X1Y35/TX	MGT_X1Y35/RX	User Value	\sim	User Value	\sim	User Value	\sim	User Value	\sim

Figure 66 - Serial I/O links

Right-click on one of the following links (for example, Link 0), then select "Create Scan..." from the dropdown menu.

Tcl Console Messages	Ser	ial I/O Lin	ks ×	Serial I	/O Scans	
Q ¥ ♦ +						
Name	тх		RX		TX Pre-Cur	sor
Ungrouped Links (0)						
V & Link Group 0 (8)		Link Prop	erties		Ctrl+E	
⊗ Link 0	~	Doloto			Dolot	
⊗ Link 1		Delete			Delet	
⊗ Link 2	Create Links					
ℕ Link 3		Create Li	nk Group)		
⊗ Link 4		Create So	an			
🗞 Link 5		Create Sv	weep			

Figure 67 - Create scan

Select "OK", leaving the default settings to capture a full 2D eye scan.

À Create Scan		×
Set the description and oth on the selected link.	er properties to create and optionally run a scan	4
Link: Link 0 (MGT_	X1Y28/TX, MGT_X1Y28/RX)	
Description: Scan 0		\otimes
Scan Properties		
<u>S</u> can type:	2D Full Eyescan	~
Horizontal increment:	8	~
Horizontal range:	-0.500 UI to 0.500 UI	~
Vertical increment:	8	~
Vertical range:	100%	~
Dwell		
• <u>B</u> ER: 1e-5		~
O <u>T</u> ime:	(•
✓ <u>R</u> un scan		
?	ОК Сан	ncel

Figure 68 - 2D Full Eye scan configuration © Copyright 2019 Xilinx





Figure 69 shows an example capture of 2D full eye scan in the "Scan Plots" window.



Descrambler for Gen3

The data in the PIPE interface during packet transmission is scrambled; analyzing packets in this interface without a descrambler module would be difficult. This section describes how to enable the descrambler module and capture the descrambler packets. Please refer to some of the steps in General Design Steps in Configuring the PCIe Core.

Create a project to configure the PCIe core enabling the descrambler debug tool.

À New Project		×
Project Name		
Enter a name for yo	ur project and specify a directory where the project data files will be stored.	A
Project name:	pcie_usp_core_config_3	8
Project location:	C:/FILES/project/vcu118	⊗
Create project	t subdirectory	
Project will be cr	eated at: C:/FILES/project/vcu118/pcie_usp_core_config_3	

Figure 70 - Create project

Select the check box "Enable Descrambler for Gen3 Mode".



📞 Customize IP		
UltraScale+ PCI Express Integrated	Block (1.3)	- 🔥
Documentation 📄 IP Location C Swit	ch to Defaults	
Show disabled ports	Component Name pcie4_uscale_plus_0	≪ → ≡
	Enable In System IBERT. Enable Descrambler for Gen3 Mode.	
	Enable JTAG Debugger. Add Mark Debug Utility	

Figure 71 - Enable descramble

Open and select the directory for the IP example design.

À Open IP Example Design	×
Specify a location where the example project directory 'pcie4_uscale_plus_0_ex' will be placed.	4
Location Example project directory: C:/FILES/project/vcu118/descrambler_3	••
OK	el

Figure 72 - Example design

A new Vivado project containing the IP example design will initialize.



Figure 73 - Example design with PCIe descrambler debug enabled

The design source hierarchy must contain the descrambler tool.





Figure 74 - Design source hierarchy

For examples of updating the constraint files, see the following figures:

- Figure 20 Edit constraint file
- Figure 21 Activate reset pin
- Figure 22 Adding lines of code

Click on "Run Synthesis".

- ✓ RTL ANALYSIS
 - > Open Elaborated Design
- ✓ SYNTHESIS



Figure 75 - Synthesis

Select the radio button "Open Synthesized Design". Click "OK".



Figure 76 - Synthesis complete



Select "Set Up Debug" under "Open Synthesized Design".

~ SYNTH	IESIS
🕨 Rur	n Synthesis
∨ Op	en Synthesized Design
	Constraints Wizard
	Edit Timing Constraints
Ť	Set Up Debug
ΰ	Report Timing Summary
	Report Clock Networks
	Report Clock Interaction
Ø	Report Methodology
	Report DRC
	Report Noise
	Report Utilization
%	Report Power
Ы	Schematic

Figure 77 - Set Up debug

The "Set Up Debug" wizard will appear. Click "Next".

🝌 Set Up Debug		\times
HLx Editions	 Set Up Debug This wizard will guide you through the process of Choosing nets and connecting them to debug cores. Associating a clock domain with each of the nets chosen for debug. Choosing additional features on the debug cores like Data Depth, Advanced Trigger mode and Capture Control Note: This setup wizard does not apply to the VIO, IBERT or JTAG-to-AXI-Master debug cores. Please refer to Vivado Design Suite User Guide: Programming and Debugging (UG908) for further instructions on how to use these IPs. 	
E XILINX.	< <u>B</u> ack <u>Einish</u> Cancel	

Figure 78 - Set up debug

Click on "Find Nets to Add". Click "Next".



🔔 Set	Up C)ebug
-------	------	-------

Nets to Debug

The nets below will be debugged with ILA cores. To add nets click "Find Nets to Add". You can also select nets in the Netlist or other windows, then drag them to the list or click "Add Selected Nets".

Q, ¥, ♦ ハî 10 + −	•
Name	Clock Domain
□	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_
<pre>j * pcie4_uscale_plus_0_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_status (3)</pre>	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_
↓ 「 ★ pcie4_uscale_plus_0_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_sync_header (2)	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_
	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_
□	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_
□	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_
	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_
<pre>f * pcie4_uscale_plus_0_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx02_status (3)</pre>	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_
□	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_
↓ 」 ★ pcie4_uscale_plus_0_i/inst/pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx03_data (32)	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_
	>
Find Nets to <u>A</u> dd	Nets to debug: 6
) < <u>B</u> ack	<u>N</u> ext > <u>Finish</u> Cance

Figure 79 - Nets to debug

In the properties below, search for *ltssm. Click "OK".

🔖 Find Nets		×
Find objects b	y filtering Tcl properties and objects.	4
Properties		
NAME	✓ contains ✓ *Itssm	
<u>R</u> egular	expression 🗹 Search hierarchically 🗹 Display unique nets	
Of objects:		
Command:	show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*ltssm*"]	
?	ОК	Cancel

Figure 80 - Find Itssm net

Add cfg_ltssm_state net. Click "OK".

© Copyright 2019 Xilinx

×



 \times 🝌 Add Nets to Debug Select the nets you want to add. ¥ ۲ Q, Name Driver Cell > ____ pcie4_uscale_plus_0_i/cfg_ltssm_state (6) PCIE40E4 > _ pcie4_uscale_plus_0_i/inst/ltssm_reg2 (6) FDRE _ pcie4_uscale_plus_0_i/inst/ltssm_reg1_reg[0]_srl2_n_0 SRL16E _ pcie4_uscale_plus_0_i/inst/ltssm_reg1_reg[1]_srl2_n_0 SRL16E _ pcie4_uscale_plus_0_i/inst/ltssm_reg1_reg[2]_srl2_n_0 SRL16E _ pcie4_uscale_plus_0_i/inst/ltssm_reg1_reg[3]_srl2_n_0 SRL16E _ pcie4_uscale_plus_0_i/inst/ltssm_reg1_reg[4]_srl2_n_0 SRL16E _ pcie4_uscale_plus_0_i/inst/ltssm_reg1_reg[5]_srl2_n_0 SRL16E _ mtextbf _ _mtextbf LUT2 _ pcie4_uscale_plus_0_i/inst/pcie_4_0_pipe_inst/store_ltssm_inferred_i_2_n_0 LUT6 _____pcie4_uscale_plus_0_i/inst/pcie_4_0_pipe_inst/store_ltssm_inferred_i_3_n_0 LUT6 OK Cancel

Figure 81 - Add nets to debug

Make sure that the "cfg_ltssm_state" net is added.

Q	· —			ø
Search: Q-				
Name	pcie_4_v_pipe_insi/descranibier_tx_i/dbg_txvo_st	Clock Domain pcie+_uscaie_pius_v_i/iiis/ygi_up_i/uiauio_gi_uiauio_gi_piiy_wiapper/piiy_cik_i/cik_/cikz_gi	Driver Cell	P
J * pcie4_uscale_plus_0_i/inst/	pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx06_sy	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	FDRE	C
J * pcie4_uscale_plus_0_i/inst/	pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_da	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt_diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	FDRE	C
J * pcie4_uscale_plus_0_i/inst/	pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_st	$pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt_diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT$	FDRE	C
> _ # pcie4_uscale_plus_0_i/inst/	pcie_4_0_pipe_inst/descrambler_tx_i/dbg_tx07_sy	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	FDRE	C
J pcie4_uscale_plus_0_i/cfg_lts	sm_state (6)	$pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt_diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT$	PCIE40E4	C
_「 ★ pcie4_uscale_plus_0_i/inst/	pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_da	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt_diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	FDRE	D
_「 ∗ pcie4_uscale_plus_0_i/inst/	pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx00_st	$pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt_diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT$	FDRE	C
「 ★ pcie4_uscale_plus_0_i/inst/	pcie_4_0_pipe_inst/descrambler_rx_i/dbg_rx01_da	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt_diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	FDRE	С,
				>

Figure 82 - Net cfg_ltssm_state

Select all of the nets in the "Nets to Debug" window and right-click on the selected nets. Click on "Select Clock Domain...".



nets below will be debugged n drag them to the list or click	with ILA cores. To add nets click "F "Add Selected Nets".	ind Nets to Add". You can also sele	ct nets in the Netlist or other windows,
Q ¥ ♦ M M	+ -		0
Name			Clock Domain
 > J • pcie4_uscale_plus_0_ 	//cfg_ltssm_state (6) //inst/pcie.4_0_pipe_inst/descramb //inst/pcie.4_0_pipe_inst/descramb Select Clock Domain	ler_nc_i/dbg_nx00_data (32) ler_nc_i/dbg_nx00_status (3) r_nc_i/dbg_nx01_status (3) r_nc_i/dbg_nx01_data (32) r_nc_i/dbg_nx01_status (3) r_nc_i/dbg_nx01_sync_header (2) r_nc_i/dbg_nx02_status (3)	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo pcie4_uscale_plus_0_i/inst/gt_top_i/diablo pcie4_uscale_plus_0_i/inst/gt_top_i/diablo pcie4_uscale_plus_0_i/inst/gt_top_i/diablo pcie4_uscale_plus_0_i/inst/gt_top_i/diablo pcie4_uscale_plus_0_i/inst/gt_top_i/diablo pcie4_uscale_plus_0_i/inst/gt_top_i/diablo pcie4_uscale_plus_0_i/inst/gt_top_i/diablo
<pre>>* pcie4_uscale_plus_0</pre>	i/inst/pcie_4_0_pipe_inst/descramb	ler_rx_j/dbg_rx02_sync_header (2)	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo

Figure 83 - Select clock domain

Make sure to select only one clock for all nets to debug. Click "OK".



Figure 84 - Select clock

The clock domain should display only one clock source.

e ts to e nets	Debug below will be debugged with ILA cores. To add nets click "Find Nets to Add". You can also select ne	ts in the Netli	st or other windows,		
n drag	g them to the list or click "Add Selected Nets".				
Q	∑			4	¢
	Clock Domain	Driver Cell	Probe Type		
k	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	FDRE	Data and Trigger	~	^
I.	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	FDRE	Data and Trigger	~	
k	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	FDRE	Data and Trigger	~	
ł	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	FDRE	Data and Trigger	~	
k	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	FDRE	Data and Trigger	~	
	$pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt_diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT$	FDRE	Data and Trigger	~	
k	$pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt_diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT$	FDRE	Data and Trigger	~	
	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	FDRE	Data and Trigger	~	١.
k	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	FDRE	Data and Trigger	~	
	pcie4_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT	LUT2	Data and Trigger	~	~
<				•	•
Fin	d Nets to <u>A</u> dd		Nets to de	bug:	63

Figure 85 - One clock source



The next part of set up debug wizard contains "Trigger and Storage Settings". Tick the check box "Capture control". Click "Next".

À Set Up Debug				×
ILA Core Options Choose features for the ILA d	ebug cores.			4
Sample of data depth: Input pipe stages:	1024 0	~		
Trigger and Storage Sc Capture control	r			
•	< <u>B</u> ack	<u>N</u> ext >	Einish	Cancel

Figure 86 - Capture control

The final phase of the setup wizard shows a debug summary.

🍌 Set Up Debug		×
	Set up Debug Summary	
HLx Editions	2 debug cores will be removed: u_ila_0 and u_ila_1	
	1 debug core will be created	
	Found 1 clock	
	Copen in Debug layout	
	To apply the above changes, click Finish	
		1
()	< <u>Back</u> Next > Einish Cancel	

Figure 87 - Set up debug summary

Click on "Generate Bitstream".

Figure	8	8 - Generate Bitstream
	>	Open Hardware Manager
	10	Generate Bitstream
~	PR	OGRAM AND DEBUG

A message dialog box will appear to save the updated synthesized design constraints. Click "Save".



🝌 Save Project	×
? Save project before generating bitstream?	
Data to Save	
Synthesized Design - constrs_1 - xilinx_pcie4_uscale_plus_x1y2.xdc	
✓ Iext Editors - xilinx_pcie4_uscale_plus_x1y2.xdc	
Save Don't Save Cancel	

Figure 89 - XDC with debug ILA

A message dialog box "Out of Date Design" will appear. Click "OK".



Figure 90 - Out of date design

A message dialog box will confirm bitstream generation is completed. Click "Cancel".



Figure 91 - Bitstream complete

Program the device with the correct bitstream file and debug probe file.

🝌 Program Device		:	×
Select a bitstream prog cores contained in the	ramming file and download it to your hardware device. You can optionally select a debug probes file that corresponds to the debug bitstream programming file.	4	•
Bitstream file:	c/FILES/project/vcu118/descrambler_3/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/xilinx_pcie4_uscale_ep.bit		
Debug probes file:	c/FILES/project/vcu118/descrambler_3/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/debug_nets.tx		
✓ Enable end of st	tartup check		
?	Program	el	

Figure 92 - Program device

If the errors Labtools 27-3303 & Common 17-39 occur, enter the Tcl command below.

set_param xicom.use_bitstream_version_check false



ERROR: [Labtools 27-3303] Incorrect bitstream assigned to device. Bitstream was generated for part xcvu9p-flga2104-2L-e, target device (with IDCODE revision 0) is compatible with esl revision bitstreams.
To allow the bitstream to be programmed to the device, use "set_param xicom.use_bitstream_version_check false" tol command.
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.

Figure 93 - Error Labtools 27-3303 & Common 17-39

After successful programming of the target device, a "hw_ila_1" will appear in the Hardware window.

ARDWARE MANAGER - localhos	t/xilinx_tcf/Digilent/2103084	1C883			
Hardware	? _ 🗆 🖾 ×	xilinx_pcie4_u	uscale_plus_x1y2.x	kdc × hw_ila_1	×
Q 素 ♦ ∅ ▶ ≫	•	Wavefo	rm - hw_ila_1		
Name	Status	201			
I localhost (1)	Connected	otio	- 6 1		*
✓ ■ ✓ xilinx_tcf/Digilent/2103	0E Open	ୁ ILA Sta	tus: Idle		
xcvu9p_0 (2)	Programmed	Name		Value	
5 SysMon (System M	on	lash ≥ no	ie4 uscal data[31	:01	
T bw ila 1 (u ila 0)	Oldle	· · ·	·		

Figure 94 - Hardware manager

In the "Trigger Setup" window, add probes by pressing the + sign.



Figure 95 - Trigger setup

Click on run trigger icon **b** to capture on **cfg_ltssm_state**.





Figure 96 - Run trigger

LTSSM state at recovery equalization [2a]: (See Appendix C: LTSSM State)

Name	Value		647	648	649	650	651	652	653	654	655	656	657	658
> V cfg_ltssm_state[5:0]	2a		29						2a					
> Vdbg_tx00_sync_header[1:0]	1							1						
> 6 dbg_tx00_data[31:0]	ff00ff00	4a4a□	5£4a4a4a		££00:	££00		ff00001e	2839000e	4a4a870c	Ofe34a4a	ff00001e	2839000e	
> Vdbg_rx00_sync_header[1:0]	1		0	1		0		1		0		1	0	
> V dbg_rx00_data[31:0]	0f00001e	4a4a⊡	4a4a4a4a	0£00001e	063a000e	4a4a0d2c	4a4a4a4a	0£00001e	063a000e	4a4a0d2c	4a4a4a4a	0£00001e	063a000e	
dbg_rx00_data_valid	1													
dbg_rx00_start_block	1													
dbg_tx00_data_valid	1													
dbg_tx00_start_block	1													
store_Itssm	1													

Figure 97 - Capture of hw_ila_1

LTSSM state at Electrical Idle Exit Ordered Set (EIEOS) with data value of [FF00_FF00]:



© Copyright 2019 Xilinx



The figure below shows the Start Data Stream (SDS) with a data value of [5555_55E1].

Waveform - hw_ila_1										
Q + − ϑ ▶ ≫		⊕,	9, XX + [K ⊨ I ∎	±r +F Fe	• •				
Value 🗸 555555e1	✓ F	Radix:	Hexadecimal	 Match 	n: Exact 🚿	Previous	Next			
ILA Status: Waiting For Trigger (512	out of 1024 s								675	
Name	Value		669	⁶⁷⁰	671	⁶⁷²	673	674	675	676
> 😽 cfg_ltssm_state[5:0]	0e								0e	
> 😽 dbg_tx00_sync_header[1:0]	1						1			
> 100 dbg_tx00_data[31:0]	555555e1	40	4545	4545	ff000024	4500000e	4545	4545	555555el	
dbg_tx00_data_valid	1									
dbg_tx00_start_block	1									
> 😽 dbg_rx00_sync_header[1:0]	0	0	1	k	0		1	k	0	
> 😼 dbg_rx00_data[31:0]	45454545	ЪП	01000024	4500000e	45454545	6e454545	0£000024	4500000e	4545	4545
dbg rx00 data valid	1									

Figure 99 - Start of data stream

The diagram below shows the Start of DLLP Packet (SDP) [ACF0] across the multiple lanes.

> 😽 cfg_ltssm_state[5:0]	10				10	
la store_ltssm	0					
> 😻 dbg_rx00_data[31:0]	00f00000		00000000		00000000	*
> 😼 dbg_rx01_data[31:0]	00ac0000		00000000		00ac 0000	X

Figure 100 - Start of DLLP Packet (SDP)

Triggering on InitFC1-P (Initial Flow Control Credit for Posted Data) at 40h in [AC_F0_40]:

> W cfg_ltssm_state[5:0]	10							10		
> W dbg_rx00_sync_header[1:0]	2		0	Z	°		2	*	0	
> 😽 dbg_rx01_sync_header[1:0]	2		0	2	[_] 0		2	*	0	
> W dbg_rx02_sync_header[1:0]	2		0	2	[_] 0		2	*	0	
> 😽 dbg_rx03_sync_header[1:0]	2		0	2	°		2	*	0	
> 😼 dbg_rx00_data[31:0]	01f000f0			0000000	0	00f001f0	01f000f0	00100010	00100110	X C
> 😽 dbg_rx01_data[31:0]	60ac00ac			0000000	0	Ocac60ac	60ac00ac	00ac0cac	Ocac60ac	X,
> 😽 dbg_rx02_data[31:0]	4840d860			0000000	0	94504840	48404860	48609450	94504840	X
> 😽 dbg_rx03_data[31:0]	17169200			0000000	0	c3151716	17169200	9200c315	c3151716	X
Settings - hw_ila_1 Status - hw_	< > ila_1 ×	Update: <	d at: 2019-Ju	m-13 16:02:50 ? _ D	Trigger Setup - hw_ila_1	× Capture Setup	- hw_ila_1			
🕑 🕨 🔉 📕 🤤					Q + - D,					
Core status	Idle				Name	Operator	Radix	V	/alue	
					dbg_rx00_sync_header[1:0]	==	~ [H]	× 2	2	~
Capture status - Window 1 of 1					dbg_rx01_sync_header[1:0]	==	~ [H]	× 2	2	~
Window sample 0 of 1024					dbg_rx02_sync_header[1:0]	==	✓ [H]	× 2	2	~
					dha av00 data[24:0]		NA ILI	~)	CXE0 XXXX	~
Idio					dbg_tx00_data[31.0]	==	* [E]		04.0_0000	
Idle					dbg_rx01_data[31:0]	==	(H)✓ (H)	× >	XAC_XXXX	~

Figure 101 - InitFC1-P at 40h

Triggering on InitFC1-NP (Initial Flow Control Credit for Non-Posted Data) at 50h in [AC_F0_50]:



> V cfg_ltssm_state[5:0]	10								10				
> Voltage dbg_rx00_sync_header[1:0]	2		0	2	<	0	<u> </u>	2	X	0			
> 😻 dbg_rx01_sync_header[1:0]	2		0	2	<	0		2	X	0			
> 😻 dbg_rx02_sync_header[1:0]	2		0	2	k	0	<u>'</u>	2	X	0			
> 😻 dbg_rx03_sync_header[1:0]	2		•	2		0	<u>'</u>	2	X	0			
> 😻 dbg_rx00_data[31:0]	00f001f0	000	01f000f0	01000100	00f001f0	01f000f0	01000100	00f001f0	01f000f0	001000100			
> 😻 dbg_rx01_data[31:0]	0cac60ac	0 cD	60ac00ac	00ac0cac	Ocac60ac	60ac00ac	00ac0cac	Ocac60ac	60ac00ac	00ac0cac			
> 😻 dbg_rx02_data[31:0]	94504840	940	48404860	d8609450	94504840	48404860	48609450	94504840	48404860	48609450			
> 😻 dbg_rx03_data[31:0]	c3151716	c30	17169200	9200c315	c3151716	17169200	9200c315	c3151716	17169200	9200c315			
Updated as: 2019-3un-13 16:13:16 iettings - hw_ila_1 Status - hw_ila_1 Status - hw_ila_1 Capture Setup - hw_ila_1 Capture Setup - hw_ila_1 Capture Setup - hw_ila_1													
Coro etatue	Idio				Name		Operator	Radix		Value			
	luie				dbg_rx00_s	ync_header[1:0]	==	✓ [H]	~	2	~		
Capture status - Window 1 of 1					dbg_rx01_s	ync_header[1:0]	==	∽ [H]	~	2	~		
Window sample 0 of 1024					dbg_rx02_s	ync_header[1:0]	==	~ [H]	~	2	~		
Idla			dbg_rx00_c	lata[31:0]	==	✓ [H]	~	XXF0_XXXX	~				
luie			dbg_rx01_c	lata[31:0]	==	✓ [H]	~	XXAC_XXXX	~				

Figure 102 – InitFC1-NP at 50h

Triggering on InitFC1-Cpl (Initial Flow Control Credit for Completion) at 60h in [AC_F0_60]:

> 😼 cfg_ltssm_state[5:0]	10		1								10			
> W dbg_rx00_sync_header[1:0]	2	0	2			0			1		*		0	
> 😼 dbg_rx01_sync_header[1:0]	2	0	2			0					-		0	
> Widbg_rx02_sync_header[1:0]	2		•	2			0				2		X	
> Widbg_rx03_sync_header[1:0]	2		0	2			0				2			
> 😼 dbg_rx00_data[31:0]	01f00000		· · · · · · · · · · · · · · · · · · ·	000000	0		>	081820be	0	1 f00000	X			
> 😼 dbg_rx01_data[31:0]	60ac0000		1	0000000	0			9afbb2ef	6	0ac0000	=			
> 😻 dbg_rx02_data[31:0]	ef6093dc				0000	00000			e	f6093dc	8180	0000	*	
> 😻 dbg_rx03_data[31:0]	cda12133				0000	00000			C	da12133	5716	0000	1	
Settings - hw_iia_1 Status - hw_i	< > la_1 ×	Updat <	ted at: 2019-Ju	m-13 16:23:38 ? _ D		Trigger Setur	o-hw_ila_1 →	Capture Setup	- hw_	ila_1				
						Name		Operator		Radix			Value	
Core status 🔵 🔾 🔾 🔾	Idle					dbg_rx00_sy	nc_header[1:0]	==	~	[H]		~	2	~
Capture status - Window 1 of 1						dbg_rx01_sy	nc_header[1:0]	==	~	(H)		~	2	~
We down a small 0 of 4004						dbg rx02 sy	nc header[1:0]	==	~	[H]		~	2	~
window sample 0 01 1024						dbg_rx00_da	ita[31:0]	==	~	(H)		~	XXF0_XXXX	~
Idle						dbg_rx01_da	ita[31:0]	==	~	[H]		~	XXAC_XXXX	~
						dbg_rx02_da	ita[31:0]	==	~	(H)		~	XX60_XXXX	~

Figure 103 – InitFC1-Cpl at 60h

Triggering on UpdateFC-P at 80h in **[AC_F0_80]**:



Waveform - hw_ila_1													
Q + − & ▶ ≫		⊕,	ର୍ 🔀	۰ľ	K ⊨ ±	±r +Γ Te							
ILA Status: Idle									512				
Name	Value		507		508	509	1510	511	512		513	514	515
> 😼 cfg_ltssm_state[5:0]	10										10		
> V dbg_rx00_sync_header[1:0]	2	0	2		*	0		*	2		X	0	
> 😽 dbg_rx01_sync_header[1:0]	2	0	2		*	0		X	2		X	0	
> 😽 dbg_rx02_sync_header[1:0]	2		0		2		0		X		2		
> 😽 dbg_rx03_sync_header[1:0]	2		0		2		0		X		2		
> 😽 dbg_rx00_data[31:0]	01f00000				0000000	0		77548c15	<u> </u>	1 £00000	X		
> 😼 dbg_rx01_data[31:0]	60ac0000				0000000	0		90112891	6	0000 ac	*		
> 😼 dbg_rx02_data[31:0]	2180109f					0000000			<u>2</u>	180109f	81800000		
> 😻 dbg_rx03_data[31:0]	09ab380e					0000000	000000			9ab380e	\$7160000		
Settings - hw_ila_1 Status - hw_i	< →. ila_1 ×	Upda <	ted at: 2	:019-J1	un-13 16:31:08 ? _ □	Trigger Set	up - hw_ila_1	× Capture Setu	p - hw_	la_1			
🕹 🕨 🗶 📕 🖓						Q +	→						
Core status	Idle					Name		Operator		Radix		Value	
	luic					dbg_rx00_s	sync_header[1:0]	==	~	[H]	~	2	~
Capture status - Window 1 of 1						dbg_rx01_s	sync_header[1:0]	==	~	[H]	~	2	~
Window sample 0 of 1024						dbg_rx02_s	sync_header[1:0]	==	~	[H]	~	2	~
Idle						dbg_rx00_0	data[31:0]	==	~	[H]	~	XXF0_XXXX	~
Idio						dbg_rx01_0	data[31:0]	==	~	[H]	~	XXAC_XXXX	~
						dbg_rx02_0	data[31:0]	==	~	[H]	~	XXX80_XXXX	~

Figure 104 - Update FC-P at 80h

The figure below shows the SKP ordered set [AAAA_AAAA] and the SKP_END symbol [XXXX_XXE1].

V cfg_ltssm_state[5:0]	10					10
V dbg_tx00_data[31:0]	83d7abe1	1f000000	aaaaaaaa	·	83d7abel	
🔓 dbg_tx00_data_valid	1					
🔓 dbg_tx00_start_block	0					
V dbg_tx00_sync_header[1:0]	1	2		1		

Figure 105 - SKP & SKP_END

The diagram shows the TS1 ordered set on a Gen3 link [XXXX_XX1E].

	_												
> 😽 cfg_ltssm_state[5:0]	Ob		10							0b			
> 😼 dbg_tx00_data[31:0]	ff00001e	adD		00000000		1£000000			f f 00	ff00		_X_	ff00001e
la dbg_tx00_data_valid	1												
<pre>block</pre> dbg_tx00_start_block	1												
> 😻 dbg_tx00_sync_header[1:0]	1			2			k						1
		Updat	ed at: 2019-Ju	m-13 16:55:17									
	$\langle \rangle$	<											
Settings - hw_ila_1 Status - hw_i	la_1 ×			? _ 🗆	Trigger Set	up-hw_ila_1 >	< Capture Setup	- hw_ila	_1				
৫ ► ≫ ■ ₽					Q +	$= \mathfrak{D}_{\mathbf{A}} $							
Coro etatue	Idlo				Name		Operator		Radix		Value		Port
	luie				dbg_tx00_d	lata[31:0]	==	~	[H]	~	XXXX_XX1E	~	probe14[31:0
Capture status - Window 1 of 1					dbg_tx00_s	tart_block	==	~	[B]	~	1	~	probe26[0]
Window sample 0 of 1024					dbg_tx00_s	ync_header[1:0]	==	~	[H]	~	1	~	probe13[1:0]
Idle													-

Figure 106 - TS1 of Gen3 at 1Eh

The figure below shows the Symbol-4 which contains 0E in [XXXX_XX0E].



Name	Value		504	505	506	507	508	1 ⁵⁰⁹	510	511	512	513
> V cfg_ltssm_state[5:0]	0b		10	(05			
> 😻 dbg_tx00_data[31:0]	ff00001e	adD		00000000		1£000000		ff00	ff00		ff00001e	073800 <mark>0e</mark>
bg_tx00_data_valid	1											
bg_tx00_start_block	1											
> V dbg_tx00_sync_header[1:0]	1			2		·)					1	

Figure 107- Symbol-4 at 0Eh

The waveform below shows Gen3 TS1 ordered set [XXXX_XX1E].

Waveform - hw_ila_1											
Q + − ♂ ► ≫		Q Q 33	→ [4 →	<u>1</u> 1 1 1 1 1 1 1	F Fe »F Fe						
ILA Status: Idle							512				
Name	Value		508	509	1 ⁵¹⁰ 1 ⁵	511	512	1 ⁵¹³	514	515	516
> V cfg_ltssm_state[5:0]	0b							05			
> 😼 dbg_tx00_data[31:0]	ff00001e	1f000000	<u>k</u>	ff00	ff00		ff00001e	0738000e	4a4a071a	4a4a4a4	a ff0000
dbg_tx00_data_valid	1										
Ubg_tx00_start_block	1										
> 😻 dbg_tx00_sync_header[1:0]	1	2	*						1		
	$\langle \rangle$	Updated at:	2019-Jun-13 17::	29:47							
Settings - hw_ila_1 Status - hw_i	ila_1 ×		?	_ 🗆 🛛 Trig	ger Setup - hw_ila_	1 × Capture	e Setup - hw_ila_	1			
8 🕨 🔊 🧧 🤮				Q	+ - D						
Core status	Idle			Nar	ne	Operator		Radix	Value		Port (
	Ture			dbg	_tx00_data[31:0]	==	~	[H]	✓ XXXX_XX1E	~	probe14[31:0]
Capture status - Window 1 of 1				dbg	_tx00_start_block	==	~	[B]	Y 1	~	probe26[0]
Window sample 0 of 1024				dbg	_tx00_sync_header	[1:0] ==	~	[H]	× 1	~	probe13[1:0]
idie											
No.											

Figure 108 - Gen3 TS1 ordered set

The diagram below shows Gen3 TS2 ordered set [XXXX_XX2D].



Figure 109 - TS2 Gen3 ordered set

Please refer to the link below entitled "Demystifying PIPE interface packets using the in-built descrambler module in UltraScale+ Devices Integrated Block for PCI Express Gen3" for further analysis.

https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/Demystifying-PIPE-interfacepackets-using-the-in-built/ba-



p/980246?fbclid=IwAR1tWreaT71aq_gePCfohJY2Dpe4_EfdIBzt3yHqidY-Tzsue9S1QJYurDc

Demystifying PIPE interface packets using the in-built descrambler module in UltraScale+ Devices Integrated Block for PCI Express Gen3



Figure 110 - Demystifying PIPE

The waveform below shows that the Endpoint receives a memory write request from m_axi_cq_tdata.



Figure 111 - Write request to endpoint device (CQ - Completer reQuest)

[127:0] 00a0 0001 0000 0801 0000 0000 fb20 0000

[1:0]	00b → Address Type
[63:2]	0000_0000_fb20_0000h → Address
[74:64]	000_0000_0001b →DWORD Count
[78:75]	000_1b → Reg Type
[87:80]	$0000_0000b \rightarrow Device/Function (Requester ID)$
[95:88]	0000_0000b → Bus (Requester ID)
[103:96]	0000_0001b → Tag
[111:104]	0000_0000b \rightarrow Target Function
[114:112]	000b → BAR ID
[120:115]	0_1010_0000b → BAR Aperture
[127:0] 0000_0000_	0000_0000_0000_0000_dead_beef \rightarrow This is the data.

Appendix A: Tcl Console Result of test_rd.tcl

```
source
C:/FILES/project/vcu118/jtag_debugger_1/pcie4_uscale_plus_0_ex/pcie4_uscale
_plus_0_ex.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0/pcie_d
ebugger/test_rd.tcl
# proc get static info {} {
```

```
puts "Read static information: "
#
 #
#
      set filename "pcie debug static info.dat"
#
          set fh [open $filename w]
#
      set txn cnt 8
      set txn base addr 0x0001fff0
#
#
#
      for {set i 0 } { $i < $txn cnt } { set i [expr $i +1] } {
            set temp addr [format %.4X [expr $txn base addr + $i]]
#
            puts "Read Address 0x{$temp_addr}:"
#
  #
            set property CMD.ADDR $temp addr [get hw axi txns rd txn lite]
#
            run hw axi [get hw axi txns rd txn lite]
#
            #run hw axi -quiet [get hw axi txns rd txn lite]
#
```



```
set tdata [get_property DATA [get_hw_axi_txns rd txn lite]]
#
            puts $fh "0x$tdata"
#
#
      close $fh
# }
# proc get reset trc {} {
      set filename "pcie debug rst trc.dat"
#
#
          set fh [open $filename w]
#
      #puts "Read reset trace"
#
      set txn cnt 8
#
      set txn base addr 0x00002000
#
      for {set i 0 } { $i < $txn cnt } { set i [expr $i +1] } {
#
            set temp addr [format %.4X [expr $txn base addr + $i]]
#
            #puts "Read Address 0x{$temp addr}:"
#
            set property CMD.ADDR $temp addr [get hw axi txns rd txn lite]
#
            run hw axi -quiet [get hw axi txns rd txn lite]
#
            set tdata [get_property DATA [get_hw_axi_txns rd_txn_lite]]
#
            puts $fh "0x$tdata"
#
#
      close $fh
# }
# proc get ltssm trc {} {
      set filename "pcie debug ltssm trc.dat"
#
          set fh [open $filename w]
#
      #puts "Read ltssm trace"
#
#
      set txn cnt 512
      set txn_base addr 0x00001000
#
      for {set i 0 } { $i < $txn cnt } { set i [expr $i +1] } {
#
            set temp addr [format %.4X [expr $txn base addr + $i]]
#
            #puts "Read LTSSM TRACE 0x{$temp addr}:"
#
            set property CMD.ADDR $temp addr [get hw axi txns rd txn lite]
#
            run hw axi -quiet [get hw axi txns rd txn lite]
#
            set trans [get_property DATA [get_hw_axi_txns rd_txn_lite]]
#
#
              #set temp addr [format %.4X [expr $txn base addr + $i +1]]
#
            #set property CMD.ADDR $temp addr [get hw axi txns rd txn lite]
#
            #run_hw_axi -quiet [get_hw_axi_txns rd_txn_lite]
#
            #set trans_dur [get_property DATA [get_hw axi txns rd txn lite]]
#
#
            puts $fh "0x$trans"
#
            #0x$trans dur"
#
#
#
      close $fh
# }
# proc get_rxdet_trc { lane_index } {
#
      puts "Read RX detection trace"
 #
      set filename "pcie_debug_rxdet_trc.dat"
#
          set fh [open $filename w]
#
#
      set txn cnt 4
      set txn base addr [expr 0x00003000 + (${lane index} <<4)]</pre>
#
#
#
      for {set i 0 } { $i < $txn_cnt } { set i [expr $i +1] } {
#
            set temp addr [format %.4X [expr $txn base addr + $i]]
#
            #puts "Read RX Detect trace 0x{$temp addr}:"
#
            set property CMD.ADDR $temp addr [get hw axi txns rd txn lite]
#
            run hw axi -quiet [get hw axi txns rd txn lite]
#
            set tdata [get property DATA [get hw axi txns rd txn lite]]
#
            puts $fh "0x$tdata"
#
#
      close $fh
```

E XILINX.

```
# }
# proc get other info {} {
#
      puts "Read RX detection trace"
  #
#
      set filename "pcie_debug_info_trc.dat"
          set fh [open $filename w]
#
#
      set txn cnt 3
#
      set txn base addr 0x00004000
#
#
      for {set i 0 } { $i < $txn cnt } { set i [expr $i +1] } {
#
            set temp addr [format %.4X [expr $txn base addr + $i]]
#
            #puts "Read RX Detect trace 0x{$temp addr}:"
#
            set_property CMD.ADDR $temp_addr [get_hw axi txns rd txn lite]
#
            run hw axi -quiet [get hw axi txns rd txn lite]
#
            set tdata [get property DATA [get hw axi txns rd txn lite]]
#
            puts $fh "0x$tdata"
#
#
      close $fh
# }
WARNING: [Labtoolstcl 44-227] No matching hw axi txns were found
# set myread [llength [get hw axi txns rd txn lite] ]
# if { $myread == 0 } {
      create hw axi txn rd txn lite [get hw axis hw axi 1] -address 0001fff0
#
-type read
#
     }
# get static info
INFO: [Labtoolstcl 44-481] READ DATA is: 041150ae
INFO: [Labtoolstcl 44-481] READ DATA is: 0000000
# get reset trc
# get_other_info
# get ltssm trc
# set fp [open "pcie debug info trc.dat" r]
# set count 0
# while {[gets $fp line]!=-1} {
      incr count
#
          if {$count==1} {
#
            set temp0 [expr $line & 0xFF]
#
#
            set phy lane [expr int($temp0)]
            #[format "%02x" $temp0]
#
#
            puts "phy lane : $phy lane"
#
          if {$count==2} {
#
            set temp1 [expr $line & Oxff]
#
            set width [format "%02x" $temp1]
#
            puts "width : $width"
#
#
#
          if {$count==3} {
            set temp2 [expr $line & 0xFF]
#
#
            set speed [format "%02x" $temp2]
#
            puts "speed : $speed"
#
          }
       }
phy_lane : 0
width : 00
speed : 00
```



```
close $fp
#
#
 set filename "rxdet.dat"
#
 set fh [open $filename w]
#
 set txn cnt 4
#
 set j O
 while { j < phy_lane } {
#
    for {set i 0 } { $i < $txn cnt } { set i [expr $i +1] } {
#
      set txn base addr [expr 0x00003000 + ($j <<4)]
#
            set temp addr [format %.4X [expr $txn base addr + $i]]
#
            #puts "Read RX Detect trace 0x{$temp_addr}:"
#
#
            set property CMD.ADDR $temp addr [get hw axi txns rd txn lite]
#
            run hw axi -quiet [get hw axi txns rd txn lite]
            set tdata [get_property DATA [get_hw_axi txns rd txn lite]]
#
            puts $fh "0x$tdata"
#
#
       }
#
    incr j
# }
# close $fh
```

Appendix B: Tcl/Tk Package Installation Guide

Download the appropriate platform of ActiveStateTcl package from the link below https://www.activestate.com/products/activetcl/downloads/





Figure 113 - Setup wizard of ActiveTcl

Select the radio button for "I accept the terms in the license agreement". Click "Next".



Figure 114 - ActiveTcl license agreement

Choose a setup type. Click "Next".

ActiveTcl 8.6.9 Build 8609.2 (64-bit) Setup		
Choose Setup Type Choose the setup typ	that best suits your needs	ActiveState
17	Typical Installs the most common program features. Recor most users.	mmended for
	Custom Allows users to choose which program features wi and where they will be installed. Recommended for users.	ll be installed r advanced
S. S	Complete All program features will be installed. (Requires m	nost disk space)
Advanced Installer ———	< Back Next >	Cancel

Figure 115 - Setup type

Choose additional setup options. Click "Next".



Click "Install".

Click "Finish".

	(o) 50, 500 p
Choose Setup Options	ActivoCtato
Choose optional setup action	
Add Tcl to the PATH environ	iment variable
Create Tcl file extension ass	sociations
Install Komodo IDE 21-day T	rial
dvanced Installer	< Back Novt Cancol
Figure	116 - Additional options
Active ICI 8.6.9 Build 8609.2 Ready to Install	(o4-bit) Setup X
·····, ·····	Active <mark>State</mark>
Ivanced Installer	
vanced Installer	< Back Install Cancel
vanced Installer ——————	< Back Install Cancel
ranced Installer ———————————————————————————————————	< Back Install Cancel
vanced Installer	e 117 - Install ActiveTcl e (64-bit) Setup
vanced Installer	e 117 - Install ActiveTcl e 64-bit) Setup × Completing the ActiveTcl 8.6.9 Build 8609.2 (64-bit) Setup Wizard
vanced Installer Figur ActiveTcl 8.6.9 Build 8609.2 ActiveState	< Back

Figure 118 - Installation completed



Download the Tk sources from the link below: https://www.tcl.tk/software/tcltk/download.html

← → C △ https://www.tcl.tk/software/tcltk/download.html					
This page describes how to obtain a Tcl/Tk source release. See <u>Binary distributions</u> for obtaining pre-built binaries.					
The main site for Tcl/Tk source distributions is <u>SourceForge</u> . The files are also available from <u>ftp.tcl.tk</u> or one of its <u>mirrors</u> .					
The latest downloads for the Tcl 8.6 and 8.7 release sequences are shown in the table below. Older releases are also available from the above sites.					
Tcl 8.6.9 Sources	Tk 8.6.9 Sources				
tcl8.6.9-src.tar.gz Gzip format	tk8.6.9.1-src.tar.gz Gzip format				
tcl869-src.zip Zip format	tk869-src.zip Zip format				
Tcl 8.7a1 Sources	Tk 8.7a1 Sources				
tcl8.7a1-src.tar.gz Gzip format	tk8.7a1-src.tar.gz Gzip format				
tcl87a1-src.zip Zip format	tk87a1-src.zip Zip format				

The source releases include make files for Windows, Unix and Xcode project files for Mac OS X.

Once you've retrieved the sources, see How to Compile Tcl Source Releases.

Figure 119 - Tk source

Extract the Tk source (tk8.6.9) folder from the downloaded zip file into the ActiveTcl lib folder.

📜 🔸 This F	PC > Windows (C	:) > ActiveTcl > lib			~ Ū
S	* ^	Name ^	Date modified	Туре	Size
	*	L tclx8.4	6/10/2019 10:27 A	File folder	
	*	Tclxml3.2	6/10/2019 10:28 A	File folder	
E)	*	Ltdbc1.1.0	6/10/2019 10:28 A	File folder	
		📜 tdbcmysql1.1.0	6/10/2019 10:28 A	File folder	
		Ltdbcodbc1.1.0	6/10/2019 10:28 A	File folder	
		tdbcpostgres1.1.0	6/10/2019 10:28 A	File folder	
s		tdbcsqlite31.1.0	6/10/2019 10:28 A	File folder	
		📜 tdom0.8.3	6/10/2019 10:28 A	File folder	
		thread2.8.4	6/10/2019 10:28 A	File folder	
		📜 tk8.6	6/10/2019 10:28 A	File folder	
S		🔽 📙 tk8.6.9	11/16/2018 2:02 PM	File folder	
		kcon-2.7	6/10/2019 10:28 A	File folder	
		📕 tklib0.6	6/10/2019 10:28 A	File folder	
		Tktable2.11	6/10/2019 10:28 A	File folder	

Figure 120 - Tk source

Appendix C: LTSSM State

The figure below shows the different link training state (LTSSM).



			LTCCM Chata, Channella, annual LTCCM at the
			LISSM State. Shows the current LISSM state:
			00: Detect.Quiet
			01: Detect.Active
			02: Polling.Active
			03: Polling.Compliance
			04: Polling.Configuration
			05: Configuration.Linkwidth.Start
			07: Configuration Linkwidth Accept
			08: Configuration Lanenum Wait
			09: Configuration Complete
			0A: Configuration.Idle
			0B: Recovery.RcvrLock
			0C: Recovery.Speed
			0D: Recovery.RcvrCfg
			0E: Recovery.Idle
			10: L0
cfg_ltssm_state	Output	6	11-16: Reserved
			1/: L1.Entry
			18: L1.Idle
			19-1A: Reserved
			20: Disabled
			21: Loopback_Entry_Master
			22: Loopback_Active_Master
			23: Loopback_Exit_Master
			24: Loopback_Entry_Slave
			25: Loopback Active Slave
			26: Loopback Exit Slave
			27. Hot Reset
			28: Recovery Equalization Phase0
			20. Recovery Equalization_Phase0
			29: Recovery_Equalization_Phase1
			2a: Recovery_Equalization_Phase2
			2b: Recovery_Equalization_Phase3

Figure 121 - LTSSM state from page 49 of Xilinx (PG213) UltraScale+ Devices Block for PCIe v1.1

References

- 1. <u>(Xilinx Answer 68134)</u> UltraScale and UltraScale+ FPGA Gen3 Integrated Block for PCI Express Integrated Debugging Features and Usage Guide
- (Xilinx Answer 71355) Vivado ILA Usage Guide for UltraScale FPGA Gen3 Integrated Block for PCI Express
- 3. (PG213) UltraScale+ Devices Integrated Block for PCI Express v1.1 LogiCORE IP Product Guide
- 4. Demystifying PIPE interface packets using the in-built descrambler module in UltraScale+ Devices Integrated Block for PCI Express Gen3 <u>https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/Demystifying-PIPE-interfacepackets-using-the-in-built/ba-</u>
- <u>p/980246?fbclid=lwAR1tWreaT71aq_gePCfohJY2Dpe4_EfdIBzt3yHqidY-Tzsue9S1QJYurDc</u>
 (UG908) Vivado Design Suite User Guide Programming and Debugging
- (UG936) Vivado Design Suite Tutorial Programming and Debugging
- Virtex UltraScale+ VCU118 Evaluation Kit <u>https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0049-vcu118-evaluation-kit-hub.html</u>
- 8. PCI Express® Base Specification Revision 3.0 November 10, 2010

Revision History

06/25/2019 - Initial release