# **UltraScale Architecture GTH Transceivers**

# **User Guide**

UG576 (v1.6) August 26, 2019





# **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
08/26/2019	1.6	Chapter 1: In Figure 1-2, added path from TX Pre/Post Emp to RX EQ. Updated description of SIM_RESET_SPEEDUP in Table 1-2 and Table 1-3.
		Chapter 2: Added note after third paragraph in Multiple External Reference Clocks Use Model and updated Figure 2-8. Updated note in Functional Description. Added note to Dynamically Changing CPLL Settings. Updated valid settings for N in Table 2-13. Updated description of SDM0DATA[24:0]/SDM1DATA[24:0] in Table 2-14. Updated valid divider settings for QPLL0_FBDIV/QPLL1_FBDIV in Table 2-15. Added note after Table 2-16. Added footnote about single mode to Reset Modes. Updated description of RXISCANRESET_TIME in Table 2-27. Updated description of DRPRDY in Table 2-37. Updated DRPWE signal in Figure 2-29. Updated description of DMONITOROUT[16:0] and DMONITOROUT[15:0] in Table 2-39. Updated ADAPT_CFG1[15:0] and RXDFE_CFG1[4:0] settings in Table 2-40. Updated Capturing the Digital Monitor Output through Software. Added Capturing the Digital Monitor Output through IBERT.
		Chapter 3: In Figure 3-1, added path from TX Pre/Post Emp to RX EQ. Updated TXDATA bits in Table 3-2. Updated description of TXBUF_EN in Table 3-19. Added note 6 after Figure 3-26. Updated description of TXPRBSFORCEERR in Table 3-25. Updated supported divider values in TX Programmable Divider. Updated description of TX_PROGDIV_CFG in Table 3-30. In Table 3-33, changed clock domain for TXPIPPMEN and TXPIPPMSTEPSIZE[4:0] to TXUSRCLK/TXUSRCLK2. In Table 3-34, updated descriptions of TXPI_CFG0/1/2/3/4/5 and TXPI_INVSTROBE_SEL. Added Figure 3-31 and important note. In Table 3-35, updated half range for bits 000 in description of TXMARGIN[2:0].
		Chapter 4: In Figure 4-1, added path from TX serial data to RX EQ. Updated usage notes in Table 4-4 to Table 4-6. Added note after Table 4-5 and Table 4-6. Updated RXOOB_CLK_CFG type and description in Table 4-8. Updated GTH Use Mode, including Figure 4-7. Updated descriptions of {RXLPMOSHOLD, RXLPMOSOVRDEN} and {RXLPMGCHOLD, RXLPMGCOVRDEN} in Table 4-10. Updated description of RX_PROGDIV_CFG in Table 4-16. In Table 4-26, updated number of RXUSRCLK2 cycles in description of RXSLIDE_MODE. Updated 10-bit character format in 8B/10B Bit and Byte Ordering. Replaced RX Running Disparity section with Decoder Error Detection. Updated RXPHDLY_CFG type and description in Table 4-30. Updated FALSE condition description for RXBUF_EN in Table 4-34. Updated RXDATA bits in Table 4-47.
		Chapter 5: Updated supported divider values in RX Programmable Divider. In Table 5-9, updated recommendations for MGTHRXP[3:0]/MGTHRXN[3:0], MGTAVCC[N], MGTAVTT[N], and MGTVCCAUX[N].
08/15/2018	1.5.1	Editorial updates only. No technical content updates.



Date	Version	Revision
07/14/2017	1.5	Chapter 2: Added important note to Multiple External Reference Clocks Use Model and Functional Description, page 44. Added N row to Table 2-13. Replaced "SYSTEM CLK" with "SYSTEM Clock" in Figure 2-14, Figure 2-15, and Table 2-16. Updated descriptions of GTRESETSEL and GTTXRESETSEL in Table 2-18. Updated description of GTPOWERGOOD in Table 2-22 and Table 2-26. Updated step 3 in GTH Transceiver TX Reset in Response to Completion of Configuration. Removed situation After entering or exiting Near-End PMA loopback from Table 2-25 and added to Table 2-30. Updated step 3 in GTH Transceiver RX Reset in Response to Completion of Configuration.
		Chapter 3: Updated TXGBOX_FIFO_LATENCY address in Table 3-16. Removed S_TXSYNCDONE from Figure 3-25. Added note 7 after Figure 3-29. Updated TXDIFFCTRL[4:0] and TXMAINCURSOR[6:0] descriptions in Table 3-35.
		Chapter 4: Added OOB and Electrical Idle Use Modes. Added UltraScale FPGAs to Figure 4-13. In Table 4-10, designated {RXDFETAP12/13/14/15HOLD, RXDFETAP12/13/14/15OVRDEN} as being for UltraScale+ FPGAs only. Added RXCDR_CFG2_GEN2, RXCDR_CFG3_GEN2, and RXPI_CFG1 to Table 4-13. Updated CDR Configuration and Rate Change Reset Sequence for SATA, including Figure 4-16. Added note 7 after Figure 4-17. Updated RXPRBSERR description in Table 4-23. In Table 4-27, changed direction of RXCTRL0[15:0] to out. Updated address of RXGBOX_FIFO_LATENCY port in Table 4-45.
		Chapter 5: Updated first paragraph in Termination Resistor Calibration Circuit. Added "left or right" to third and fourth bullets in Analog Power Supply Pins. Added note 2 after Figure 5-8. Updated MGTAVTTRCAL and MGTRREF descriptions in Table 5-9.
		Chapter 6: Updated PCIE_PLL_SEL_MODE_GEN4 description in Table 6-2.
		Appendix B: Updated bits and attribute name for DRP address 0094h in Table B-1.
		Appendix C: In Table C-2, replaced attribute encoding 16p5 with 16.5, added DRP addresses 0059h, 006Eh, 006Fh, 0073h, 00AFh, and 00B4h, and updated DRP address 0250h.



Date	Version	Revision
10/21/2016	1.4	Chapter 1: Updated introductory paragraphs in GTHE3/4_COMMON Attributes and GTHE3/4_CHANNEL Attributes. In Table 1-2 and Table 1-3, updated SIM_VERSION description and added SIM_DEVICE.
		Chapter 2: Added paragraph about clock outputs to description after Figure 2-10. Updated GTREFCLKMONITOR description in Table 2-7. Updated REFCLKOUTMONITOR0 and REFCLKOUTMONITOR1 descriptions in Table 2-8. Updated CPLLLOCKEN description in Table 2-10. Updated QPLL0 nominal operating range in Table 2-12. In Table 2-13, updated valid settings for N and added settings for UltraScale+ FPGAs. Added Equation 2-5 and Equation 2-6. In Table 2-15, updated QPLL0_FBDIV/QPLL1_FBDIV description and added QPLL0/1CLKOUT_RATE. Added Dynamic Frac-N for UltraScale+ FPGAs. Added paragraph after Table 2-34. Updated far-end PMA loopback bullet after Figure 2-27. Updated descriptions of DMONITOROUT[15:0] and DMONITOROUTCLK in Table 2-39.
		Chapter 3: Updated paragraph after Table 3-1. Added TX Synchronous Gearbox Bit and Byte Ordering. Updated TXSYNCMODE description in Table 3-20. Added TXUSRCLK and RXUSRCLK Sharing Using Both TX and RX Buffer Bypass in Multi-Lane Auto Mode. Updated TXPRBSFORCEERR description in Table 3-25. Updated TX_PROGCLK_SEL description in Table 3-32. In PI Code Stepping Mode, changed number of TXUSRCLK cycles to two. In Table 3-35, updated TXBUFDIFFCTRL[2:0] default value to 3 'b000 and updated TXELECIDLE clock domain. Updated TXPD[1:0] clock domain in Table 3-37 and Table 3-39.
		Chapter 4: In Table 4-7, added maximum supported line rate to RXELECIDLE description, and added RXCDRHOLD and RXCDROVRDEN ports. Added RX CDR Lock to Reference and CDR Configuration and Rate Change Reset Sequence for SATA. Added note to Table 4-20. Updated RX_PRBS_ERR_CNT description in Table 4-24. Updated Figure 4-29. Updated bulleted list in RX Running Disparity. Updated RXSYNCMODE description in Table 4-29. Increased RXSLIDE pulse width in Figure 4-30. Removed RXDDIEN from note 6 after Figure 4-38. Added TXUSRCLK and RXUSRCLK Sharing Using Both TX and RX Buffer Bypass in Multi-Lane Auto Mode.
		Chapter 5: Added nominal voltages for UltraScale and UltraScale+ FPGAs to MGTAVCC description in Table 5-1. Updated MGTAVCC for UltraScale and UltraScale+ FPGAs in Figure 5-1. Updated Analog Power Supply Pins with rules for powering PSGs. Added XCKU3P and XCKU5P to Table 5-4. Added Table 5-5. Updated Figure 5-6 for UltraScale and UltraScale+ FPGAs. Updated Added Transceiver Startup Current. Updated MGTREFCLK0P/N, MGTREFCLK1P/N and MGTAVCC[N] description in Table 5-9.
		Chapter 6: Added RXSTATUS[2:0] to Table 6-1.
		Appendix B: Added DRP addresses 0163h and 0169h to Table B-2.
		Appendix C: Added DRP addresses 0263h and 0269h to Table C-2.



Date	Version	Revision
11/24/2015	1.3	Added UltraScale+ FPGAs throughout.
		Updated Introduction to UltraScale Architecture. In Table 1-3, designated SIM_RECEIVER_DETECT_PASS and SIM_TX_EIDLE_DRIVE_LEVEL as being applicable only to UltraScale FPGAs.
		Added GTHE4_CHANNEL, GTHE4_COMMON, IBUFDS_GTE4, OBUFDS_GTE4, OBUFDS_GTE4_ADV throughout. Added RXRECCLK0SEL and RXRECCLK1SEL to Output Mode – OBUFDS_GTE3/4_ADV. Added SDM0/1RESET, SDM0/1DATA[24:0], SDM0/1WIDTH[1:0], SDM0/1FINALOUT[3:0], SDM0/1TESTDATA[15:0], SDM0/1TOGGLE, QPLL0/1FBDIV[7:0], PPF0/1_CFG, QPLL0/1CLKOUT_RATE, QPLL0/1_PCI_EN, and QPLL0/1_RATE_SW_USE_DRP to Table 2-14. In Table 2-15, added PPF0/1_CFG, QPLL0/1CLKOUT_RATE, QPLL0/1_PCI_EN, and QPLL0/1_RATE_SW_USE_DRP. Updated third paragraph in Reset Modes. Added GTTXRESETSEL/GTRXRESETSEL column to Table 2-17. Added GTTXRESETSEL and GTRXRESETSEL to Table 2-18. In Table 2-22, updated PCSRSVDOUT[11:0] and added TXDCCDONE, TXDCCFORCESTART, and TXDCCRESET. Added TX_DCC_LOOP_RST_CFG, TX_PHICAL_CFG0, TX_PHICAL_CFG1, and TX_PHICAL_CFG2 to Table 2-23. Added GTTXRESETSEL to GTH Transceiver TX Reset in Response to GTTXRESET Pulse. Added RXCKCALDONE, RXCKCALRESET, and RXCKCALSTART[6:0] to Table 2-26. Added CKCAL1_CFG_0/1/2/3, CKCAL2_CFG_0/1/2/3/4, CKCAL_RSVD0/1, RXCKCAL1_IQ_LOOP_RST_CFG, RXCKCAL1_I_LOOP_RST_CFG, RXCKCAL1_I_LOOP_RST_CFG, RXCKCAL2_D_LOOP_RST_CFG, RXCKCAL2_D_LOOP_RST_CFG, RXCKCAL2_D_LOOP_RST_CFG, RXCKCAL2_D_LOOP_RST_CFG, RXCKCAL2_S_LOOP_RST_CFG, RXCKCAL2_X_LOOP_RST_CFG, and SRSTMODE to Table 2-27. Added GTRXRESETSEL to GTH Transceiver RX Reset in Response to Completion of Configuration and GTH Transceiver RX Reset in Response to Completion of Configuration and GTH Transceiver RX Reset in Response to GTRXRESET Pulse. Added Table 2-36. Added DRPRST to Table 2-37. Added DMONITOROUTCLK to Table 2-39.
		Updated second and third paragraphs in Using the TX Synchronous Gearbox. Updated Figure 3-9 and Figure 3-10. Removed 4-byte gearboxes from CAUI Interface. Greyed out 4-byte gearboxes in Figure 3-11. Updated TX_XCLK_SEL description in Table 3-19. Updated first sentence in Functional Description. In Table 3-21, added TX_FIFO_BYP_EN and TXPH_CFG2, and updated descriptions of TX_XCLK_SEL, TXSYNC_MULTILANE, TXSYNC_SKIP_DA, and TXSYNC_OVRD. Updated note in Table 3-22. Removed redundant sentence in Using TX Buffer Bypass in Multi-Lane Manual Mode. In Table 3-30, added TX_PROGDIV_RATE and updated TX_PROGDIV_CFG type. Added TXPI_PPM and TXPI_CFG to Table 3-34. Updated TXDIFFCTRL[4:0] and TXDEEMPH[0:0] description in Table 3-35. Added TX_DEEMPH2[5:0], TX_DEEMPH3[5:0], and TX_PREDRV_CTRL to Table 3-36. Added RXTERMINATION to Table 4-1. Updated note in Table 4-5 and Table 4-6. In Table 4-8, designated SAS_MIN_COM, SATA_MIN_INIT, SATA_MIN_WAKE, SATA_MAX_BURST, SATA_MIN_BURST, SAS_MAX_COM, SATA_MAX_INIT, and SATA_MAX_BURST, SATA_MIN_BURST, SAS_MAX_COM, SATA_MAX_INIT, and SATA_MAX_WAKE as being applicable to UltraScale FPGAs only. In Table 4-10, added RXAFECFOKEN, FREQOS, RXDFECFOKFCNUM[3:0], RXDFECFOKFEN, RXDFECFOKFPULSE, {RXDFECFOKHOLD, RXDFECFOKOVREN}, and {RXDFEKHHOLD, RXDFEKHOVRDEN}.



Date	Version	Revision
11/24/2015	1.3 (Cont'd)	Added ADAPT_CFG2, CTLE3_OCAP_EXT_CTRL, CTLE3_OCAP_EXT_EN, RXDFE_KH_CFG0, RXDFE_KH_CFG1, RXDFE_KH_CFG2, RXDFE_KH_CFG3, RXDFE_PWR_SAVING, RXDFE_UT_CFG2, and RX_EN_CTLE_RCAL_B to Table 4-11. Added INCPCTRL, CDRSTEPSX, CDRSTEPSQ, and CDRSTEPDIR to Table 4-12. Added RXCDR_CFG2_GEN4, RXCDR_CFG3_GEN4, RXCDR_LOCK_CFG3, RXCDR_LOCK_CFG4, RXPI_AUTO_BW_SEL_BYPASS, RXPI_CFG, RXPI_SEL_LC, RXPI_STARTCODE, RX_WIDEMODE_CDR_GEN3, RX_WIDEMODE_CDR_GEN4, RX_XMODE_SEL, and SAMPLE_CLK_PHASE to Table 4-13. Added GTHE4_CHANNEL, GTHE4_COMMON, and IBUFDS_GTE4 to Figure 4-17. Added RX_PROGDIV_RATE to Table 4-16. Replaced COE status register with DRP read-only register in paragraph before Table 4-19. In Table 4-19, changed EYESCANTRIGGER domain from RXUSRCLK2 to Async and designated EYESCANMODE as being applicable only to UltraScale FPGAs. In Table 4-20, updated maximum prescale value for ES_PRESCALE, changed ES_EYE_SCAN_EN and ES_ERRDET_EN type from 1-bit binary to boolean, and added ES_SDATA_MASK9 to ES_SDATA_MASK5, SS_QUALIFIER9 to ES_QUALIFIER5, ES_QUAL_MASK9 to ES_SDATA_MASK5, and ISCAN_CK_PH_SEL2. Added DRP address column for UltraScale + FPGAs to Table 4-21. Updated note in Table 4-31. Changed RXUSRCLK to RXUSRCLK2 in master bullet of Using RX Buffer Bypass in Multi-Lane Manual Mode. Added PCIE3_CLK_COR_EMPTY_THRSH, PCIE3_CLK_COR_FULL_THRSH, PCIE3_CLK_COR_MAX_LAT, PCIE3_CLK_COR_MIN_LAT, and PCIE3_CLK_COR_THRSH_TIMER to Table 4-37. Removed 4-byte gearboxes from CAUI Interface. Greyed out 4-byte gearboxes in Figure 4-58. Updated suffixes in first paragraph of Analog Power Supply Pins. Added XCKU025
		to Table 5-2. Added Table 5-4. Updated capacitor tolerance to ±10% in Table 5-8 and Table 5-9.  Added CPLLFREQLOCK, QPLL0FREQLOCK, and QPLL1FREQLOCK to Table 6-1. In Table 6-2, changed column heading from Direction to Type, designated PLL_SEL_MODE_GEN12 and PLL_SEL_MODE_GEN3 as being applicable only to UltraScale FPGAs, and added PCIE_PLL_SEL_MODE_GEN12, PCIE_PLL_SEL_MODE_GEN3, and PCIE_PLL_SEL_MODE_GEN4.  Renamed Appendix B, DRP Address Map of the GTH Transceiver in UltraScale FPGAs.  Added Appendix C, DRP Address Map of the GTH Transceiver in UltraScale + FPGAs.



Date	Version	Revision
08/12/2015	1.2	Removed "Advance Specification" from document title.  Chapter 1: Updated pattern generator connection in Figure 1-2. Added Ports and Attributes, page 21.
		Chapter 2: Added Single External Reference Clock Use Model and Multiple External Reference Clocks Use Model. Removed internal CPLL reset signal from Figure 2-10. Removed Table 2-8: GTHE3_CHANNEL Clocking Attribute and Table 2-10: GTHE3_COMMON Clocking Attributes. In Table 2-10, updated CPLLPD and CPLLRESET descriptions, and added table note. Removed SIM_CPLLREFCLK_SEL from Table 2-11. Updated QPLL0_FBDIV/QPLL1_FBDIV valid settings in Table 2-13 and Table 2-15. Removed SIM_QPLL0REFCLK_SEL/SIM_QPLL1REFCLK_SEL from Table 2-15. Added Resetting Multiple Lanes and Quads. In CPLL Reset, replaced CPLLRESET with CPLLPD. In Table 2-19, added CPLLPD and table note. Removed Table 2-21: CPLL Reset Attributes. In GTH Transceiver TX Reset in Response to Completion of Configuration, updated third step under reset mode being defaulted to single mode. Replaced CPLLRESET with CPLLPD in Figure 2-20. Updated near-end loopback, near-end PCS loopback, and far-end PMA loopback bullets after Figure 2-22. Replaced CPLLRESET with CPLLPD in Table 2-25. Added description of TXRATEMODE to first paragraph of TX Rate Change. In GTH Transceiver RX Reset in Response to Completion of Configuration, updated third step under reset mode being defaulted to single mode. Replaced CPLLRESET with CPLLPD in Figure 2-25. Replaced CPLLRESET with CPLLPD in Table 2-30. Added description of RXRATEMODE to first paragraph of RX Rate Change. Added Powering Up/Down Multiple Lanes and Quads, page 84. Updated second paragraph in PLL Power Down. Updated near-end and far-end PCS loopback bullets after Figure 2-27. Updated description of PCSRSVDIN[2] in Table 2-37. Added Digital Monitor.
		Chapter 3: Added BUFG_GT_SYNC to notes after Figure 3-2 to Figure 3-5 and Figure 3-29. Updated pattern generator connection in Figure 3-1, Figure 3-14, and Figure 3-17. In Table 3-4, changed TXDATAEXTENDRSVD clock domain to Async. Added description of multi-lane configuration before Figure 3-3. Changed GEARBOX_MODE[0] setting from 1'b0 to 1'b1 in Enabling the TX Asynchronous Gearbox. Added Reading Datapath Latency. Added TXUSRCLK jitter sensitivity to Table 3-17. Updated Functional Description, page 135. In Table 3-20, updated descriptions of TXPHDLYRESET, TXDLYSRESET, TXSYNCMODE, TXSYNCALLIN, and TXSYNCIN, and changed TXDLYHOLD and TXDLYUPDOWN clock domains to Async. Updated note in Table 3-22. Updated description of master bullet in Using TX Buffer Bypass in Multi-Lane Manual Mode. Added Using TX Pattern Generator. Updated valid settings for TX_PROGDIV_CFG in Table 3-30. Updated TXRATEMODE description in Table 3-31. Added description of internal 25 MHz clock before Table 3-32. In Table 3-33, changed TXPIPPMEN, TXPIPPMOVRDEN, TXPIPPMSEL, and TXPIPPMSTEPSIZE[4:0] clock domain to Async. Updated TX Phase Interpolator PPM Controller Use Mode and added Figure 3-30. In Table 3-35, changed TXBUFDIFFCTRL[2:0], TXDEEMPH, and TXDIFFCTRL[3:0] clock domain to Async, updated driver swing control values in description of TXDIFFCTRL[3:0], and removed TXPOSTCURSORINV and TXPRECURSORINV. Updated description of TX_EIDLE_ASSERT_DELAY in Table 3-36. Changed TXPDELECIDLEMODE clock domain to Async in Table 3-39.



Updated description of RXQPIEN in Table 4-1. Updated description of RX_CM_TRIN [3:0] in Table 4-2. Added note after Table 4-3. Added note to Table 4-5 and Table 4-6. Updated description of RXSYSCLKSEL in Table 4-7. Reversed KH and KL i Figure 4-12. In Table 4-10, changed clock domain for all ports to Async, removed RXDFEXYDEN port, and added attribute lengths to descriptions of ports throughout. In Table 4-11, added sentence about attribute being shared between DFE and LPM modes to description of RX_DFE_KL_LPM_KH_CFG1[2:0], RX_DFE_KL_LPM_KL_CFG1[2:0], and RX_DFE_KGC_CFG1[2:0]. Updated GTH Use Modes and GTH Transceivers: Switching Between LPM and DFE Modes at Run Time Added BUFG_GT_SYNC to note 6 after Figure 4-17. In Parallel Clock Divider and Selector, replaced TXOUTCLK with RXOUTCLK. Updated valid settlings for RX_PROGDIV_CFG in Table 4-16. Updated RXRATEMODE description in Table 4-17. Added description of internal 25 MHz clock before Table 4-18. Updated description of USE_PCS_CLK_PHASE_SEL in Table 4-20. Updated RX_DATA_WIDTH description in Table 4-28. Updated RX_DATA_WIDTH settlings in Enabling and Disabling 88/108 Decoding. In Table 4-29, updated description of RXPHDLYPD, and removed RXDDIEN, RXPHMONITOR, and RXPHSLIPMONITOR. Replaced RXREC with RXDES it description of RX_CLK_SEL in Table 4-30. Removed duplicate "Using RX Buffer Bypass in Single-Lane Auto Mode. Updated master bullet in Using RX Buffer Bypass in Single-Lane Auto Mode. Removed M_RXDDIEN setting from Using RX Buffer Bypass in Multi-Lane Manual Mode. Removed M_RXDDIEN and S_RXDDIEN from Figure 4-38. Added RXUSRCLK jitter sensitivity to Table 4-32. Updated RX8B10BEN description in Table 4-36. Changed GEARBOX_MODE[0] setting from 1'b0 to 1'b1 in Enabling the RX Asynchronous Gearbox. Added Reading Datapat Latency.  Chapter 5: Updated direction and description columns for MGTREFCLK0P/N and MGTREFCLK0P/N in Table 5-1. Updated first two paragraphs of Termination Resisted Calibration Circuit. Added Table 5-2 and Table 5-3 to Analog Power Supply Pins.	Date	Version	Revision
Updated description of RXQPIEN in Table 4-1. Updated description of RX_CM_TRIN [3:0] in Table 4-2. Added note after Table 4-3. Added note to Table 4-5 and Table 4-6. Updated description of RXSYSCLKSEL in Table 4-7. Reversed KH and KL if igure 4-12. In Table 4-10, changed clock domain for all ports to Async, removed RXDFEXYDEN port, and added attribute lengths to descriptions of ports throughout. In Table 4-11, added sentence about attribute being shared between DFE and LPM modes to description of RX_DFE_KL_LPM_KH_CFG1[2:0], RX_DFE_KL_LPM_KH_CFG1[2:0], and RX_DFE_KL_LPM_KH_CFG1[2:0]. Parallel Clock Divider and Selector, replaced TXOUTCLK with RXOUTCLK. Updated valid settings for RX_PROGDIV_CFG in Table 4-16. Updated RXRATEMODE description in Table 4-17. Added description of internal 25 MHz clock before Table 4-18. Updated description of USE_PCS_CLK_PHASE_SEL in Table 4-20. Updated RX_DATA_WIDTH description in Table 4-28. Updated RX_DATA_WIDTH settings in Enabling and Disabling 88/108 Decoding. In Table 4-29, updated description of RXPHDLYPD, and removed RXDDIEN, RXPHMONITOR, and RXPHSLIPMONITOR. Replaced RXREC with RXDES idescription of RX_XCLK_SEL in Table 4-30. Removed duplicate "Using RX Buffer Bypass in Single-Lane Auto Mode" section. Removed RXDDIEN setting from Usin RX Buffer Bypass in Multi-Lane Manual Mode. Removed M_RXDDIEN and S_RXDDIEL from Figure 4-38. Added RXUSRCLK jitter sensitivity to Table 4-32. Updated RX8810BEN description in Table 4-36. Changed GEARBOX_MODE[0] setting from 1 'b0 to 1'b1 in Enabling the RX Asynchronous Gearbox. Added Reading Datapat Latency.  Chapter 5: Updated direction and description columns for MGTREFCLK0P/N and MGTREFCLK1P/N in Table 5-1. Updated first two paragraphs of Termination Resistic Calibration Circuit. Added Table 5-2 and Table 5-3 to Analog Power Supply Pins. Added Reference Clock Output Buffer and Power Up/Down and Reset on Multipl Lanes. Updated recommendations for MGTREFCLK0P/N, MGTREFCLK1P/N, and MGTHRYP/N[3:0] in Table 5-9.	08/12/2015		Updated description of SATA_BURST_SEQ_LEN[3:0] in Table 3-40.
		(Cont'd)	Table 4-6. Updated description of RXSYSCLKSEL in Table 4-7. Reversed KH and KL in Figure 4-12. In Table 4-10, changed clock domain for all ports to Async, removed RXDFEXYDEN port, and added attribute lengths to descriptions of ports throughout. In Table 4-11, added sentence about attribute being shared between DFE and LPM modes to description of RX_DFE_KL_LPM_KH_CFG1[2:0], RX_DFE_KL_LPM_KL_CFG1[2:0], and RX_DFE_KL_LPM_KH_CFG1[2:0]. Updated GTH Use Modes and GTH Transceivers: Switching Between LPM and DFE Modes at Run Time. Added BUFG_GT_SYNC to note 6 after Figure 4-17. In Parallel Clock Divider and Selector, replaced TXOUTCLK with RXOUTCLK. Updated valid settings for RX_PROGDIV_CFG in Table 4-16. Updated RXRATEMODE description in Table 4-17. Added description of internal 25 MHz clock before Table 4-18. Updated description of USE_PCS_CLK_PHASE_SEL in Table 4-20. Updated RX_DATA_WIDTH description in Table 4-28. Updated RX_DATA_WIDTH settings in Enabling and Disabling 8B/10B Decoding. In Table 4-29, updated description of RXPHDLYPD, and removed RXDDIEN, RXPHMONITOR, and RXPHSLIPMONITOR. Replaced RXREC with RXDES in description of RX_XCLK_SEL in Table 4-30. Removed duplicate "Using RX Buffer Bypass in Single-Lane Auto Mode" section. Removed RXDDIEN setting from Using RX Buffer Bypass in Multi-Lane Manual Mode. Removed M_RXDDIEN and S_RXDDIEN from Figure 4-38. Added RXUSRCLK jitter sensitivity to Table 4-32. Updated RX8B10BEN description in Table 4-36. Changed GEARBOX_MODE[0] setting from 1 'b0 to 1 'b1 in Enabling the RX Asynchronous Gearbox. Added Reading Datapath Latency.  Chapter 5: Updated direction and description columns for MGTREFCLK0P/N and MGTREFCLK1P/N in Table 5-1. Updated first two paragraphs of Termination Resistor Calibration Circuit. Added Table 5-2 and Table 5-3 to Analog Power Supply Pins. Added Reference Clock Output Buffer and Power Up/Down and Reset on Multiple Lanes. Updated recommendations for MGTREFCLK0P/N, MGTREFCLK1P/N, and MGTHRXP/N[3:0] in Table 5-9.
Appendix B: In Table B-2, updated DRP encoding for 003Eh and 00C6h, and adde			Appendix B: In Table B-2, updated DRP encoding for 003Eh and 00C6h, and added



Date	Version	Revision
09/17/2014	1.1	Chapter 2: Updated Functional Description, page 31. Added description of PLL CLKOUT to paragraph before Equation 2-2 and Equation 2-4. Added RESETEXCEPTION and GTPOWERGOOD to Table 2-22 and Table 2-26. Added TX_PMA_POWER_SAVE to Table 2-23 and Table 2-27. Removed description of reset mode being defaulted to sequential mode from GTH Transceiver TX Reset in Response to Completion of Configuration and GTH Transceiver RX Reset in Response to Completion of Configuration. Updated Figure 2-20. Updated Table 2-25. Updated Figure 2-25. Updated Table 2-30. Updated first paragraph in RX Rate Change. Corrected RX_CLKMUX_EN and TX_CLKMUX_EN attributes in Table 2-32. In Table 2-37, updated descriptions of DRPEN and DRPRDY, and added PCSRSVDIN[2]. Updated descriptions of DRPEN and DRPRDY in Table 2-38.
		Chapter 3: Added Equation 3-2. Updated first bullet after Table 3-3. Added TXDATAEXTENDRSVD to Table 3-4. Added TX_FABINT_USRCLK_FLOP to Table 3-5. Updated Figure 3-6. Added Table 3-14. Updated title of Figure 3-14 and paragraphs immediately preceding and following. Updated description of TX_SAMPLE_PERIOD in Table 3-16. Replaced PMA with PISO and TXUSRCLK with TX XCLK in Functional Description, page 135. Added TXPHDLY_CFG0/TXPHDLY_CFG1 to Table 3-21. Updated GTH Transceivers column and added note to Table 3-22. Updated note 2 after Figure 3-18. In Using the TX Phase Alignment to Minimize the TX Lane-to-Lane Skew, replaced BUFG with BUFG_GT. Added 3 'b101 to third GTH transceiver setting after Figure 3-21. Updated TXOUTCLKSEL setting in Using TX Buffer Bypass in Single-Lane Auto Mode and Using TX Buffer Bypass in Single-Lane Manual Mode. Updated note 9 after Figure 3-22. Added Using TX Buffer Bypass in Multi-Lane Auto Mode. Removed TX_USERPATTERN_DATA attributes from Table 3-25. Added TX_DIVRESET_TIME to Table 3-30. Added TXRATEMODE to Table 3-31. Added TX_CLK25_DIV to Table 3-32. Replaced TXPPMOVRD_VALUE[6:0] with TXPI_PPM_CFG[6:0] in description of TXPIPPMOVRDEN in Table 3-33. Added TX Phase Interpolator PPM Controller Use Mode. Added TXDRVBIAS_P, TXDRVBIAS_N, TX_DCD_CFG, and TX_DCD_EN to Table 3-36. Replaced TXPOWERDOWN with TXPD in description of TXPDELECIDLEMODE in Table 3-39. Added TX_IDLE_DATA_ZERO to Table 3-40.
		Chapter 4: Updated capacitor values in Figure 4-2 and Figure 4-3 from 100 nF to 10 nF. Added RX_CM_BUF_CFG and RX_CM_BUF_PD to Table 4-2. Updated Table 4-3 to Table 4-6. Swapped Figure 4-3 and Figure 4-5. Swapped Figure 4-4 and Figure 4-6. In Table 4-10, updated description of {RXOSHOLD, RXOSOVRDEN}, removed "GTH transceiver" from several ports, and added RXOSINTSTARTED, RXOSINTSTROBEDONE, {RXLPMOSHOLD, RXLPMOSOVRDEN}, and {RXLPMGCHOLD, RXLPMGCOVRDEN} ports. In Table 4-11, removed "GTH transceiver" from some attributes and added several new attributes. Removed LPM mode from third paragraph in Choosing Between LPM and DFE Modes. In Table 4-12, updated descriptions of RXCDRFREQRESET and RXCDRRESET, and added RXCDRPHDONE. Added RX_WIDEMODE_CDR and CDR_SWAP_MODE_EN to Table 4-13. Added RX_DIVRESET_TIME to Table 4-16. Added RXRATEMODE to Table 4-17. Added RXPMACLK_SEL and RX_CLK25_DIV to Table 4-18. Added EYE_SCAN_SWAP_EN to Table 4-20. Updated width of RXPRBSSEL[3:0] in Table 4-23. Updated first paragraph in Alignment Status Signals.



Date	Version	Revision
09/17/2014	1.1 (Cont'd)	Updated number of RXUSRCLK2 cycles from one to two in Manual Alignment. Updated description of RXSLIDE in Table 4-25. Updated Figure 4-31. Removed out of table character with disparity error (D) from Figure 4-32. Replaced PMA with SIPO and RXUSRCLK with RX XCLK in Functional Description, page 253. In Table 4-29, added RXSLIPOUTCLK, RXSLIPPMA, and RXPHALIGNERR, and updated description of RXDDIEN. Added RX_CLK_SLIP_OVRD to Table 4-30. Added note to Table 4-31. Updated RXOUTCLKSEL and removed RXDDIEN from list of transceiver settings in Using RX Buffer Bypass in Single-Lane Auto Mode, Using RX Buffer Bypass in Multi-Lane Manual Mode, and Using RX Buffer Bypass in Multi-Lane Auto Mode. Removed RXDLYSRESET reset from note 2 after Figure 4-29, note 2 after Figure 4-36, and note 4 after Figure 4-41. Relabeled BUFG to BUFG_GT in Figure 4-39. Updated description of RXBUFSTATUS[2:0] in Table 4-33. Updated Figure 4-42 and Figure 4-61. Added Table 4-43. Updated title of Figure 4-61 and paragraphs immediately preceding and following. Updated description of RX_SAMPLE_PERIOD in Table 4-45. Added widths to RXCTRL1 and RXCTRL0 ports in Table 4-47. Added Equation 4-3. Added RXDATAEXTENDRSVD to Table 4-49. Added RX_FABINT_USRCLK_FLOP to Table 4-50.
		Chapter 5: Removed Figure 5-2: "GTH Transceivers Internal Power Supply Connections." In Termination Resistor Calibration Circuit, added sentence about RCAL circuit being driven by configuration clock to first paragraph and recommendation to limit DC trace resistance to last paragraph. In Table 5-9, added recommendation to limit DC trace resistance in recommendations column of MGTAVTTRCAL and MGTRREF pins and updated Quad power supply group recommendation for MGTAVCC[N], MGTAVTT[N], and MGTVCCAUX[N]. Removed nominal range and nominal value from second bullet in GTH Transceiver Reference Clock Checklist. Updated capacitor values in Figure 5-7 and Figure 5-8 from 0.1 μF to 0.01 μF.
12/10/2012	1.0	
12/10/2013	1.0	Initial Xilinx release.



# **Table of Contents**

Revision History
Chapter 1: Transceiver and Tool Overview
Introduction to UltraScale Architecture
Features
UltraScale FPGAs Transceivers Wizard
Simulation
Implementation
Chapter 2: Shared Features
Reference Clock Input/Output Structure
Reference Clock Selection and Distribution
Channel PLL
Quad PLL
Dynamic Frac-N for UltraScale+ FPGAs 56
Reset and Initialization
Power Down
Loopback
Dynamic Reconfiguration Port
Digital Monitor 92
Chapter 3: Transmitter
TX Overview
TX Interface
TX 8B/10B Encoder 112
TX Synchronous Gearbox
TX Asynchronous Gearbox
TX Buffer
TX Buffer Bypass
TX Pattern Generator
TX Polarity Control
TX Fabric Clock Output Control
TX Phase Interpolator PPM Controller



	TX Configurable Driver	165
	TX Receiver Detect Support for PCI Express Designs	174
	TX Out-of-Band Signaling	177
Cł	napter 4: Receiver	
	RX Overview	179
	RX Analog Front End	180
	RX Out-of-Band Signaling	187
	RX Equalizer (DFE and LPM)	193
	RX CDR	208
	RX Fabric Clock Output Control	215
	RX Margin Analysis	222
	RX Polarity Control	233
	RX Pattern Checker	234
	RX Byte and Word Alignment	236
	RX 8B/10B Decoder	248
	RX Buffer Bypass	253
	RX Elastic Buffer	267
	RX Clock Correction	273
	RX Channel Bonding	282
	RX Synchronous Gearbox	293
	RX Asynchronous Gearbox	305
	RX Interface	312
Cł	napter 5: Board Design Guidelines	
	Overview	317
	Pin Description and Design Guidelines	317
	Reference Clock	325
	GTH Transceiver Reference Clock Checklist	327
	Reference Clock Interface	327
	Power Supply and Filtering	330
	Power Supply Distribution Network	334
	PCB Design Checklist	336
Cł	napter 6: Use Model	
	PCI Fynrass Architectura	330



### Appendix A: 8B/10B Valid Characters

Appendix B:	DRP Address Map of the GTH Transceiver in UltraScale FPGAs	
GTHE3_COM	MON Primitive DRP Address Map 3	52
GTHE3_CHAI	NNEL Primitive DRP Address Map 3	373
Appendix C:	DRP Address Map of the GTH Transceiver in UltraScale+ FPGAs	
GTHE4_COM	MON Primitive DRP Address Map 4	28
GTHE4_CHAI	NNEL Primitive DRP Address Map 4	49
Appendix D:	Placement Information by Package and Device	
Appendix E:	Additional Resources and Legal Notices	
Xilinx Resour	rces	15
Solution Cen	ters 5	15
Documentati	on Navigator and Design Hubs 5	15
References .	5	16
Please Read:	Important Legal Notices 5	16



# Transceiver and Tool Overview

### Introduction to UltraScale Architecture

The Xilinx® UltraScale™ architecture is the first ASIC-class architecture to enable multi-hundred gigabit-per-second levels of system performance with smart processing, while efficiently routing and processing data on-chip. UltraScale architecture-based devices address a vast spectrum of high-bandwidth, high-utilization system requirements by using industry-leading technical innovations, including next-generation routing, ASIC-like clocking, 3D-on-3D ICs, multiprocessor SoC (MPSoC) technologies, and new power reduction features. The devices share many building blocks, providing scalability across process nodes and product families to leverage system-level investment across platforms.

Virtex® UltraScale+™ devices provide the highest performance and integration capabilities in a FinFET node, including both the highest serial I/O and signal processing bandwidth, as well as the highest on-chip memory density. As the industry's most capable FPGA family, the Virtex UltraScale+ devices are ideal for applications including 1+Tb/s networking and data center and fully integrated radar/early-warning systems.

Virtex UltraScale devices provide the greatest performance and integration at 20 nm, including serial I/O bandwidth and logic capacity. As the industry's only high-end FPGA at the 20 nm process node, this family is ideal for applications including 400G networking, large scale ASIC prototyping, and emulation.

Kintex® UltraScale+ devices provide the best price/performance/watt balance in a FinFET node, delivering the most cost-effective solution for high-end capabilities, including transceiver and memory interface line rates as well as 100G connectivity cores. Our newest mid-range family is ideal for both packet processing and DSP-intensive functions and is well suited for applications including wireless MIMO technology, Nx100G networking, and data center.

Kintex UltraScale devices provide the best price/performance/watt at 20 nm and include the highest signal processing bandwidth in a mid-range device, next-generation transceivers, and low-cost packaging for an optimum blend of capability and cost-effectiveness. The family is ideal for packet processing in 100G networking and data centers applications as well as DSP-intensive processing needed in next-generation medical imaging, 8k4k video, and heterogeneous wireless infrastructure.



Zynq® UltraScale+ MPSoC devices provide 64-bit processor scalability while combining real-time control with soft and hard engines for graphics, video, waveform, and packet processing. Integrating an Arm®-based system for advanced analytics and on-chip programmable logic for task acceleration creates unlimited possibilities for applications including 5G Wireless, next generation ADAS, and Industrial Internet-of-Things.

This user guide describes the UltraScale architecture GTH transceivers and is part of the UltraScale architecture documentation suite available at: www.xilinx.com/ultrascale.

### **Features**

The GTH transceivers in the UltraScale architecture are power-efficient transceivers, supporting line rates from 500 Mb/s to 16.375 Gb/s. The GTH transceiver is highly configurable and tightly integrated with the programmable logic resources of the UltraScale architecture. Table 1-1 summarizes the features by functional group that support a wide variety of applications.

Table 1-1: GTH Transceiver Features

Group	Feature				
PCS	2-byte and 4-byte internal datapath to support different line rate requirements				
	8B/10B encoding and decoding				
	64B/66B and 64B/67B support				
	128B/130B encoding and decoding for PCI Express® Gen3				
	Comma detection and byte and word alignment				
	PRBS generator and checker				
	TX phase FIFO				
	RX elastic FIFO for clock correction and channel bonding				
	Buffer bypass support for fixed latency				
	Programmable logic interface				
	100 Gb attachment unit interface (CAUI) support				
	Native multi-lane support for buffer bypass				
	TX phase interpolator PPM controller for external voltage-controlled crystal oscillator (VCXO) replacement				



Table 1-1: GTH Transceiver Features (Cont'd)

Group	Feature		
PMA	Two shared LC tank phase-locked loops (PLLs) per Quad for best jitter performance		
	One ring PLL per channel for best clocking flexibility		
	Power-efficient adaptive linear equalizer mode called the low-power mode (LPM) with auto adapt		
	11-tap Decision Feedback Equalizer (DFE) with Auto Adapt		
	TX pre-emphasis		
	Programmable TX output		
	Beacon signaling for PCI Express designs		
	Out-of-band (OOB) signaling including COM signal support for Serial ATA (SATA) designs		
	Line rate support up to 16.375 Gb/s		

The GTH transceiver supports these use modes:

- PCI Express, Revision 1.1/2.0/3.0
- SFF-8431 (SFP+)
- 10GBASE-R/KR
- Interlaken
- 10 Gb attachment unit interface (XAUI), reduced pin extended attachment unit interface (RXAUI), 100 Gb attachment unit interface (CAUI), 40 Gb attachment unit interface (XLAUI)
- Common packet radio interface (CPRI™), open base station architecture initiative (OBSAI)
- OC-48/192
- Optical channel transport unit (OTU): OTU-1, OTU-2, OTU-3, OTU-4
- Serial RapidIO (SRIO)
- Serial advanced technology attachment (SATA), serial attached SCSI (SAS)
- Serial digital interface (SDI)

**Note:** For a complete list of supported protocols, refer to the corresponding device data sheets [Ref 6].



### **Key Differences from Previous FPGA Generations**

- Increased line rate support up to 16.375 Gb/s
- Enhanced 64B/66B and 64B/67B gearbox support
- Improved PRBS generator and checker
- Additional datapath to support PCIe Gen3
- Enhanced clocking to provide additional flexibility in supporting 64B/66B type protocols in the interconnect logic

Additional information on the functional blocks of UltraScale architecture-based devices:

- *UltraScale Architecture Configuration User Guide* (UG570) [Ref 1], provides more information on device configuration.
- *UltraScale Architecture SelectIO Resources User Guide* (UG571) [Ref 2], provides more information on the I/O resources.
- *UltraScale Architecture Clocking Resources User Guide* (UG572) [Ref 3], provides more information on the mixed mode clock manager (MMCM) and clocking.



Figure 1-1 illustrates the clustering of four GTHE3/4\_CHANNEL primitives and one GTHE3/4\_COMMON primitive to form a Quad.

**Note:** GTH transceiver primitives are called GTHE3\_COMMON and GTHE3\_CHANNEL in UltraScale FPGAs, and GTHE4\_COMMON and GTHE4\_CHANNEL in UltraScale+ FPGAs.




Figure 1-1: GTH Transceiver Quad Configuration



Four GTHE3/4\_CHANNEL primitives clustered together with one GTHE3/4\_COMMON primitive are called a *Quad* or *Q*.

The GTHE3/4\_COMMON primitive contains two LC-tank PLLs (QPLL0 and QPLL1). The GTHE3/4\_COMMON only needs to be instantiated when an LC-tank PLL is used in the application.

Each GTHE3/4\_CHANNEL primitive consists of a channel PLL, a transmitter, and a receiver.

Figure 1-2 illustrates the topology of a GTHE3/4\_CHANNEL primitive.




Figure 1-2: GTHE3/4\_CHANNEL Primitive Topology



Refer to Figure 2-11, page 45 for the description of the channel clocking architecture, which provides clocks to the RX and TX clock dividers.

### UltraScale FPGAs Transceivers Wizard

The UltraScale FPGAs Transceivers Wizard (hereinafter called the Wizard) is the preferred tool to generate a wrapper to instantiate the GTHE3\_COMMON and GTHE3\_CHANNEL primitives in UltraScale FPGAs and GTHE4\_COMMON and GTHE4\_CHANNEL primitives in UltraScale+ FPGAs. The Wizard is located in the IP catalog under the IO Interfaces category.



**RECOMMENDED:** Download the most up-to-date IP update before using the Wizard. Details on how to use this Wizard can be found in the UltraScale FPGAs Transceivers Wizard: Product Guide for Vivado Design Suite (PG182) [Ref 4].

### **Simulation**

### **Functional Description**

Simulations using the GTHE3 channel and common primitives have specific prerequisites that the simulation environment and the test bench must fulfill. For instructions on how to set up the simulation environment for supported simulators depending on the used hardware description language (HDL), see the latest version of the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 5].

The prerequisites for simulating a design with the GTHE3 channel and common primitives are listed:

- A simulator with support for SecureIP models.
  - SecureIP models are encrypted versions of the Verilog HDL used for implementation of the modeled block. SecureIP is an IP encryption methodology. To support SecureIP models, a Verilog LRM—IEEE Std 1364-2005 encryption compliant simulator is required.
- A mixed-language simulator for VHDL simulation.
  - SecureIP models use a Verilog standard. To use them in a VHDL design, a mixed-language simulator is required. The simulator must be able to simulate VHDL and Verilog simultaneously.
- An installed GTH transceiver SecureIP model.
- The correct setup of the simulator for SecureIP use (initialization file, environment variables).
- The correct simulator resolution (Verilog).



#### **Ports and Attributes**

There are no simulation-only ports on the GTHE3/4\_COMMON and GTHE3/4\_CHANNEL primitives.

### GTHE3/4\_COMMON Attributes

The GTHE3/4\_COMMON primitive has attributes intended only for simulation, and they have no impact on synthesis. Table 1-2 lists the simulation-only attributes of the GTHE3/4\_COMMON primitive. The names of these attributes start with SIM\_.

Table 1-2: GTHE3/4\_COMMON Simulation-Only Attributes

Attribute	Туре	Description
SIM_MODE	String	This attribute selects the simulation mode. The default for this attribute is FAST.
SIM_RESET_SPEEDUP	String	If the SIM_RESET_SPEEDUP attribute is set to TRUE (default), an approximated reset sequence is used to speed up the reset time for simulations, where faster reset times and faster simulation times are desirable. If the SIM_RESET_SPEEDUP attribute is set to FALSE, the model emulates hardware reset behavior in detail. SIM_RESET_SPEEDUP must be set to FALSE when the TX or RX buffer bypass features are used.
SIM_VERSION	Integer	UltraScale FPGAs only:
		This attribute selects the simulation version to match different revisions of silicon. The default for this attribute is 2.
SIM_DEVICE	String	UltraScale+ FPGAs only:
		This attribute selects the simulation version to match different revisions of silicon. The default for this attribute is ULTRASCALE_PLUS.



### GTHE3/4\_CHANNEL Attributes

The GTHE3/4\_CHANNEL primitive has attributes intended only for simulation, and they have no impact on synthesis. Table 1-3 lists the simulation-only attributes of the GTHE3/4\_CHANNEL primitive. The names of these attributes start with SIM\_.

Table 1-3: GTHE3/4\_CHANNEL Simulation-Only Attributes

Attribute	Туре	Description
SIM_MODE	String	This attribute selects the simulation mode. The default for this attribute is FAST.
SIM_RESET_SPEEDUP	String	If the SIM_RESET_SPEEDUP attribute is set to TRUE (default), an approximated reset sequence is used to speed up the reset time for simulations, where faster reset times and faster simulation times are desirable. If the SIM_RESET_SPEEDUP attribute is set to FALSE, the model emulates hardware reset behavior in detail. SIM_RESET_SPEEDUP must be set to FALSE when the TX or RX buffer bypass features are used.
SIM_RECEIVER_DETECT_PASS	Boolean	UltraScale FPGAs only:
		SIM_RECEIVER_DETECT_PASS is a string TRUE/FALSE attribute to determine if a receiver detect operation should indicate a pass or fail in simulation.
SIM_TX_EIDLE_DRIVE_LEVEL	String	UltraScale FPGAs only:
		SIM_TX_EIDLE_DRIVE_LEVEL can be set to 0, 1, X, or Z to allow for simulation of electrical idle and receiver detect operations using an external pull-up resistor. The default for this attribute is 0.
SIM_VERSION	Integer	UltraScale FPGAs only:
		This attribute selects the simulation version to match different revisions of silicon. The default for this attribute is 2.
SIM_DEVICE	String	UltraScale+ FPGAs only:
		This attribute selects the simulation version to match different revisions of silicon. The default for this attribute is ULTRASCALE_PLUS.



## **Implementation**

### **Functional Description**

It is a common practice to define the location of GTH transceiver Quads early in the design process to ensure correct usage of clock resources and to facilitate signal integrity analysis during board design. The implementation flow facilitates this practice through the use of location constraints in the XDC file.

The position of each GTH transceiver channel and common primitive is specified by an XY coordinate system that describes the column number and the relative position within that column. For a given device/package combination, the transceiver with the coordinates X0Y0 is located at the lowest position of the lowest available bank.

There are two ways to create a XDC file for designs that utilize the GTH transceiver. The preferred method is to use the UltraScale FPGAs Transceivers Wizard. The Wizard automatically generates XDC file templates that configure the transceivers and contain placeholders for GTH transceiver placement information. The XDC files generated by the Wizard can then be edited to customize operating parameters and placement information for the application.

The second approach is to create the XDC file manually. When using this approach, the designer must enter both configuration attributes that control transceiver operation as well as tile location parameters. Care must be taken to ensure that all of the parameters needed to configure the GTH transceiver are correctly entered.



When an application requires an LC-tank PLL, a GTHE3/4\_COMMON primitive must be instantiated as shown in Figure 1-3.




Figure 1-3: Four Channel Configuration (Reference Clock from the QPLL of GTHE3/4\_COMMON)

Each channel contains a channel PLL (CPLL). Therefore, a reference clock can be connected directly to a GTHE3/4\_CHANNEL primitive without the necessity to instantiate a GTHE3/4\_COMMON primitive.



# **Shared Features**

### Reference Clock Input/Output Structure

### **Functional Description**

The reference clock structure in the GTH transceiver supports two modes of operation: input mode and output mode. In the input mode of operation, your design provides a clock on the dedicated reference clock I/O pins that is used to drive the Quad or channel PLLs. In the output mode of operation, the recovered clock (RXRECCLKOUT) from any of the four channels within the same Quad can be routed to the dedicated reference clock I/O pins. This output clock can then be used as the reference clock input at a different location. The mode of operation cannot be changed during run-time.

### **Input Mode**

The reference clock input mode structure is illustrated in Figure 2-1. The input is terminated internally with  $50\Omega$  on each leg to 4/5 MGTAVCC for UltraScale FPGAs and to full MGTAVCC for UltraScale+ FPGAs. The reference clock is instantiated in software with the IBUFDS\_GTE3 software primitive in UltraScale FPGAs and IBUFDS\_GTE4 software primitive in UltraScale+ FPGAs. The ports and attributes controlling the reference clock input are tied to the IBUFDS\_GTE3/4 software primitive.



Figure 2-1 shows the internal structure of the reference clock input buffer.




Figure 2-1: Reference Clock Input Structure

#### **Ports and Attributes**

Table 2-1 defines the reference clock input ports in the IBUFDS\_GTE3/4 software primitive.

Table 2-1: Reference Clock Input Ports (IBUFDS\_GTE3/4)

Port	Dir	Clock Domain	Description
CEB	In	N/A	This is the active-Low asynchronous clock enable signal for the clock buffer. Setting this signal High powers down the clock buffer.
I	In (pad)	N/A	These are the reference clock input ports that get mapped to GTREFCLK0P and GTREFCLK1P.
IB	In (pad)	N/A	These are the reference clock input ports that get mapped to GTREFCLK0N and GTREFCLK1N.
0	Out	N/A	This output drives the GTREFCLK[0/1] signals in the GTHE3/4_COMMON or GTHE3/4_CHANNEL software primitives. Refer to Reference Clock Selection and Distribution, page 31 for more details.
ODIV2	Out	N/A	This output can be configured to output either the O signal or a divide-by-2 version of the O signal. It drives the BUFG_GT via the HROW routing. Refer to Reference Clock Selection and Distribution, page 31 for more details.



Table 2-2 defines the attributes in the IBUFDS\_GTE3/4 software primitive that configure the reference clock input.

Table 2-2: Reference Clock Input Attributes (IBUFDS\_GTE3/4)

Attribute	Туре	Description
REFCLK_EN_TX_PATH	1-bit Binary	Reserved. This attribute must always be set to 1 'b0.
REFCLK_HROW_CK_SEL	2-bit Binary	Configures ODIV2 output:
		2 'b00: ODIV2 = O
		2 'b01: ODIV2 = Divide-by-2 version of O
		2'b10: ODIV2 = 1'b0
		2 'b11: Reserved
REFCLK_ICNTL_RX	2-bit Binary	Reserved. Use the recommended value from the Wizard.

The reference clock output mode is accessed through one of the two software primitives: OBUFDS\_GTE3/4 and OBUFDS\_GTE3/4\_ADV. The choice of the primitive depends on your application. Use OBUFDS\_GTE3/4 when the RXRECCLKOUT is always derived from the same channel. Use OBUFDS\_GTE3/4\_ADV if the channel providing RXRECCLKOUT can change during runtime. When using the OBUFDS\_GTE3/4\_ADV primitive, the GTHE3/4\_COMMON primitive must also be instantiated. GTHE3/4\_COMMON is not required to be instantiated when using the OBUFDS\_GTE3/4 primitive.

### Output Mode – OBUFDS\_GTE3/4

The reference clock output mode structure with the OBUFDS\_GTE3/4 primitive is shown in Figure 2-2. The ports and attributes controlling the reference clock output are tied to the OBUFDS\_GTE3 software primitive in UltraScale FPGAs and OBUFDS\_GTE4 software primitive in UltraScale+ FPGAs.




Figure 2-2: Reference Clock Output Use Model with OBUFDS\_GTE3



#### **Ports and Attributes**

Table 2-3 defines the ports in the OBUFDS\_GTE3/4 software primitive.

Table 2-3: Reference Clock Output Ports (OBUFDS\_GTE3/4)

Port	Dir	Clock Domain	Description
СЕВ	In	N/A	This is the active-Low asynchronous clock enable signal for the clock buffer. Setting this signal High powers down the clock buffer.
I	In	N/A	Recovered clock input. Connect to the output port RXRECCLKOUT of one of the four GTHE3/4_CHANNEL in the same Quad.
0	Out	N/A	Reference clock output ports that get mapped to GTREFCLK0P and GTREFCLK1P.
ОВ	Out	N/A	Reference clock output ports that get mapped to GTREFCLK0N and GTREFCLK1N.

Table 2-4 defines the attributes in the OBUFDS\_GTE3/4 software primitive that configure the reference clock output.

Table 2-4: Reference Clock Output Attributes (OBUFDS\_GTE3/4)

Attribute	Туре	Description
REFCLK_EN_TX_PATH	1-bit Binary	Reserved. This attribute must always be set to 1'b1.
REFCLK_ICNTL_TX	5-bit Binary	Reserved. Use the recommended value from the Wizard.

### Output Mode - OBUFDS GTE3/4 ADV

The reference clock output mode structure with the OBUFDS\_GTE3/4\_ADV primitive is shown in Figure 2-3. The ports and attributes controlling the reference clock output are tied to the OBUFDS\_GTE3\_ADV and GTHE3\_COMMON software primitives in UltraScale FPGAs and OBUFDS\_GTE4\_ADV and GTHE4\_COMMON software primitives in UltraScale+ FPGAs. In UltraScale FPGAs, the ports RXRECCLK0\_SEL and RXRECCLK1\_SEL on GTHE3\_COMMON control the multiplexer that selects between the RXRECCLKOUT from the four different channels in a Quad. In UltraScale+ FPGAs, the ports RXRECCLK0SEL and RXRECCLK1SEL on GTHE4\_COMMON control the multiplexer that selects between the RXRECCLKOUT from the four different channels in a Quad.






Figure 2-3: Reference Clock Output Use Model with OBUFDS\_GTE3/4\_ADV



#### **Ports and Attributes**

Table 2-5 defines the ports in the OBUFDS\_GTE3/4\_ADV software primitive.

Table 2-5: Reference Clock Output Ports (OBUFDS\_GTE3/4\_ADV)

Port	Dir	Clock Domain	Description
CEB	In	N/A	This is the active-Low asynchronous clock enable signal for the clock buffer. Setting this signal High powers down the clock buffer.
I[3:0]	In	N/A	Recovered clock input bus.
			Connect I[0] to RXRECCLKOUT of GTHE3/4_CHANNEL mapping to channel 0.
			Connect I[1] to RXRECCLKOUT of GTHE3/4_CHANNEL mapping to channel 1.
			Connect I[2] to RXRECCLKOUT of GTHE3/4_CHANNEL mapping to channel 2.
			Connect I[3] to RXRECCLKOUT of GTHE3/4_CHANNEL mapping to channel 3.
0	Out	N/A	Reference clock output ports that get mapped to GTREFCLK0P and GTREFCLK1P.
ОВ	Out	N/A	Reference clock output ports that get mapped to GTREFCLK0N and GTREFCLK1N.
RXRECCLK_SEL[1:0]	In	Async	UltraScale FPGAs:
			Recovered clock input selection control. Connect to either RXRECCLK0_SEL[1:0] or RXRECCLK1_SEL[1:0] output from the GTHE3_COMMON.
			Use RXRECCLK0_SEL if O, OB map to GTREFCLK0P/N.
			Use RXRECCLK1_SEL if O, OB map to GTREFCLK1P/N.
			UltraScale+ FPGAs:
			Recovered clock input selection control. Connect to either RXRECCLK0SEL[1:0] or RXRECCLK1SEL[1:0] output from the GTHE4_COMMON.
			Use RXRECCLK0SEL if O, OB map to GTREFCLK0P/N.
			Use RXRECCLK1SEL if O, OB map to GTREFCLK1P/N.

Table 2-6 defines the attributes in the OBUFDS\_GTE3/4\_ADV software primitive that configure the reference clock output.

Table 2-6: Reference Clock Output Attributes (OBUFDS\_GTE3/4\_ADV)

Attribute	Туре	Description
REFCLK_EN_TX_PATH	1-bit Binary	Reserved. This attribute must always be set to 1 ' b1.
REFCLK_ICNTL_TX	5-bit Binary	Reserved. Use the recommended value from the Wizard.



### Reference Clock Selection and Distribution

### **Functional Description**

The GTH transceivers in UltraScale devices provide different reference clock input options. Clock selection and availability is similar to the 7 series FPGAs GTX/GTH transceivers, but the reference clock selection architecture supports two LC tanks (or QPLL) and one ring oscillator (or CPLL) based PLLs.

Architecturally, the concept of a Quad (or Q), contains a grouping of four GTHE3/4\_CHANNEL primitives, one GTHE3/4\_COMMON primitive, two dedicated external reference clock pin pairs, and dedicated reference clock routing. The GTHE3/4\_CHANNEL primitive must be instantiated for each transceiver. If the high-performance QPLL is needed, the GTHE3/4\_COMMON primitive must also be instantiated. In general, the reference clock for a Quad (Q(n)) can also be sourced from up to two Quads below (Q(n-1) or Q(n-2)) via GTNORTHREFCLK or from up to two Quads above (Q(n+1) or Q(n+2)) via GTSOUTHREFCLK. For devices that support stacked silicon interconnect (SSI) technology, the reference clock sharing via GTNORTHREFCLK and GTSOUTREFCLK ports is limited within its own super logic region (SLR). See the data sheets for more information about SSI technology.

#### Reference clock features include:

- Clock routing for north and south bound clocks.
- Flexible clock inputs available for the QPLL or CPLL.
- Static or dynamic selection of the reference clock for the QPLL or CPLL.

The Quad architecture has four GTH transceivers, two dedicated reference clock pin pairs, and dedicated north or south reference clock routing. Each GTH transceiver channel in a Quad has six clock inputs available:

- Two local reference clock pin pairs, GTREFCLK0 or GTREFCLK1
- Two reference clock pin pairs from the Quads above, GTSOUTHREFCLK0 or GTSOUTHREFCLK1
- Two reference clocks pin pairs from the Quads below, GTNORTHREFCLK0 or GTNORTHREFCLK1

Because there are only two south clock inputs and four potential clock sources from the two Quads above (Q(n+1)) and Q(n+2), only a maximum of two of the four potential reference clock pin pairs from above can be physically connected up to Q(n) at any given moment. The four potential reference clock pin pairs from above are reduced to two or three if the Quad above (Q(n+1)) is itself sourcing reference clock pin pairs from two above (Q(n+3)). This is because there are a total of two south reference clock routing tracks connecting the Quads. Similar rules apply when sourcing a reference clock from Quads below. Because



there are two north clock inputs and four potential clock sources from the two Quads below (Q(n-1)) and Q(n-2), only a maximum of two of the four potential reference clock pin pairs from below can be physically connected up to Q(n) at any given moment. The four potential reference clock pin pairs from below is reduced to two or three if the Quad below (Q(n-1)) is itself sourcing reference clock pin pairs from two below Q(n-3). Again, this is because there are a total of two north reference clock routing tracks connecting the Quads. For example, Q(n-1) is sourcing both reference clocks from Q(n-3). In this example, Q(n) would only be able to source reference clock pins below from Q(n-1). Q(n) would not be able to access the reference clock pins in Q(n-2) because the two routing tracks have already been used to bring the two reference clocks from Q(n-3) to Q(n-1).

Figure 2-4 shows the detailed view of the reference clock multiplexer structure within a single GTHE3/4\_COMMON primitive. The QPLL0REFCLKSEL and QPLL1REFCLKSEL ports are required when multiple reference clock sources are connected to this multiplexer. A single reference clock is most commonly used. In the case of a single reference clock, connect the reference clock to the GTREFCLK00 and GTREFCLK01 ports, and tie the QPLL0REFCLKSEL and QPLL1REFCLKSEL ports to 3 'b001. The Xilinx software tools will handle the complexity of the multiplexers and associated routing.




Figure 2-4: QPLL Reference Clock Selection Multiplexer



Similarly, Figure 2-5 shows the detailed view of the reference clock multiplexer structure within a single GTHE3/4\_CHANNEL primitive. The CPLLREFCLKSEL port is required when multiple reference clock sources are connected to this multiplexer. A single reference clock is most commonly used. In this case, connect the reference clock to the GTREFCLK0 port and tie the CPLLREFCLKSEL port to 3 'b001. The Xilinx software tools will handle the complexity of the multiplexers and associated routing.




Figure 2-5: CPLL Reference Clock Selection Multiplexer

### **Single External Reference Clock Use Model**

Each Quad has two dedicated differential reference clock input pins (MGTREFCLK0[P/N] or MGTREFCLK1[P/N]) that can be connected to the external clock sources. In a single external reference clock use model, an IBUFDS\_GTE3/4 must be instantiated to use one of the dedicated differential reference clock sources. Figure 2-6 shows a single external reference clock connected to multiple transceivers within a single Quad. The user design connects the IBUFDS\_GTE3/4 output (O) to the GTREFCLK0 ports of the GTHE3/4\_COMMON and GTHE3/4\_CHANNEL primitives for the GTH transceiver.






Figure 2-6: Single External Reference Clock with Multiple Transceivers in a Single Quad

**Note:** The IBUFDS\_GTE3/4 diagram in Figure 2-6 is a simplification. The output port ODIV2 is left floating, and the input port CEB is set to logic 0.

Figure 2-7 shows a single external reference clock with multiple transceivers connected to multiple Quads. The user design connects the IBUDFS\_GTE3 output (O) to the GTREFCLK0 ports of the GTHE3/4\_COMMON and GTHE3/4\_CHANNEL primitives for the GTH transceiver. In this case, the Xilinx implementation tools make the necessary adjustments to the north/south routing as well as pin swapping necessary to route the reference clocks from one Quad to another when required.






Figure 2-7: Single External Reference Clock with Multiple Transceivers in Multiple Quads



**Note:** The IBUFDS\_GTE3/4 diagram in Figure 2-7 is a simplification. The output port ODIV2 is left floating, and the input port CEB is set to logic 0.

These rules must be observed when sharing a reference clock to ensure that jitter margins for high-speed designs are met:

- The number of Quads above the sourcing Quad must not exceed two.
- The number of Quads below the sourcing Quad must not exceed two.
- The total number of Quads sourced by an external clock pin pair (MGTREFCLKN/ MGTREFCLKP) must not exceed five Quads (or 20 transceivers).

The maximum number of transceivers that can be sourced by a single clock pin pair is 20. Designs with more than 20 transceivers require the use of multiple external clock pins to ensure that the rules for controlling jitter are followed. When multiple clock pins are used, an external buffer can be used to drive them from the same oscillator.

### **Multiple External Reference Clocks Use Model**

Each Quad has two dedicated differential reference clock input pins (MGTREFCLK0[P/N] or MGTREFCLK1[P/N]) that can be connected to external clock sources. In the multiple external reference clocks use model, each dedicated reference clock pin pair must instantiate its corresponding IBUDFS\_GTE3 primitive to use these dedicated reference clock resources.

For the first external reference clock (MGTREFCLK0[P/N]), the user design connects the IBUFDS\_GTE3/4 output (O) to the GTREFCLK0 ports of the GTHE3/4\_COMMON and GTHE3/4\_CHANNEL primitives for the GTH transceiver. Similarly, for the second external reference clock (MGTREFCLK1[P/N]), the user design connects the IBUFDS\_GTE3/4 output (O) to the GTREFCLK1 ports of the GTHE3/4\_COMMON and GTHE3/4\_CHANNEL primitives for the GTH transceiver.

Figure 2-8 shows the QPLLs of each Quad, and the CPLL of each transceiver can be sourced by either MGTREFCLK0[P/N] or MGTREFCLK1[P/N] within a single Quad. Users can set QPLL0/1REFCLKSEL[2:0] and CPLLREFCLKSEL[2:0] to the corresponding values to select the source of the reference clock.

**Note:** In this use model, the Xilinx implementation tools will not perform any pin swapping for the user. The user must connect each reference clock to the matching inputs on the reference clock selection multiplexer.






Figure 2-8: Multiple GTH Transceivers with Multiple Reference Clocks in a Single Quad

**Note:** The IBUFDS\_GTE3/4 diagram in Figure 2-8 is a simplification. The output port ODIV2 is left floating, and the input port CEB is set to logic 0.

The flexibility of the reference clock selection architecture allows each transceiver within a Quad to have access to the dedicated reference clocks from the two Quads immediately above and below. Figure 2-9 and Figure 2-10 show examples of how one of the transceivers belonging to one Quad can access the dedicated reference clocks from another Quad by using the GTNORTHREFCLK and GTSOUTHREFCLK ports. In a situation where there are more than one reference clock options per GTH transceiver PLL, the user design is required to set the QPLL0/1REFCLKSEL[2:0] and CPLLREFCLKSEL[2:0] based on the design requirements.






Figure 2-9: Multiple GTH Transceivers Using CPLLs with Multiple Reference Clocks in Different Quads

Notes relevant to Figure 2-9:

- 1. CPLLREFCLKSEL[2:0] is used to select between GTREFCLK0/1, GTNORTHREFCLK0/1, and GTSOUTHREFCLK0/1.
- 2. The IBUFDS\_GTE3/4 diagram is a simplification. The output port ODIV2 is left floating and the input port CEB is set to logic 0.






Figure 2-10: Multiple GTH Transceivers Using QPLLs with Multiple Reference Clocks in Different Quads

Notes relevant to Figure 2-10:

- 1. QPLL0REFCLKSEL[2:0] is used to select between GTREFCLK00/10, GTNORTHREFCLK00/10, and GTSOUTHREFCLK00/10. QPLL1REFCLKSEL[2:0] is used to select between GTREFCLK01/11, GTNORTHREFCLK01/11, and GTSOUTHREFCLK01/11.
- 2. The IBUFDS\_GTE3/4 diagram is a simplification. The output port ODIV2 is left floating and the input port CEB is set to logic 0.



These rules must be observed when sharing a reference clock to ensure that jitter margins for high-speed designs are met:

- The number of Quads above the sourcing Quad must not exceed two.
- The number of Quads below the sourcing Quad must not exceed two.
- The total number of Quads sourced by an external clock pin pair (MGTREFCLKN/MGTREFCLKP) must not exceed five Quads (or 20 transceivers).

The maximum number of transceivers that can be sourced by a single clock pin pair is 20. Designs with more than 20 transceivers require the use of multiple external clock pins to ensure that the rules for controlling jitter are followed. When multiple clock pins are used, an external buffer can be used to drive them from the same oscillator.

For multi-rate designs that require the reference clock source to be changed dynamically, the QPLL0/1REFCLKSEL and CPLLREFCLKSEL ports are used dynamically to select the reference clock source. After the selection has been made, the user design is responsible for resetting the CPLL and QPLLs via the active-High CPLLPD and QPLL0/1RESET ports, and the subsequent initialization process described in Reset and Initialization, page 58.

The clock outputs TXOUTCLK and RXOUTCLK from the transceiver must use BUFG\_GT buffers. Connecting clock outputs to the fabric also requires the use of BUFG\_GT. If the IBUFDS clock needs to be connected to the fabric, it must go through the BUFG\_GT. Clock monitoring signals GTREFCLKMONITOR and REFCLKOUTMONITOR0/1 do not have access to BUFG\_GT. For additional information on clocking resources, refer to *UltraScale Architecture Clocking Resources User Guide* (UG572) [Ref 3].



**IMPORTANT:** Upon device configuration, the clock output from the IBUFDS\_GTE3/4 which takes inputs from MGTREFCLK[0/1]P and MGTREFCLK[0/1]N can only be used under the following conditions:

- The GTPOWERGOOD signal has already asserted High.
- A minimum delay of 250 μs has passed after GTPOWERGOOD asserts High.

For UltraScale + FPGAs, the UltraScale FPGAs Transceivers Wizard version 1.7 or later handles this requirement automatically by delaying the output of the GTPOWERGOOD signal.



## **Ports and Attributes**

Table 2-7 and Table 2-8 define the clocking ports for GTHE3/4\_CHANNEL and GTHE3/4\_COMMON primitives.

Table 2-7: GTHE3/4\_CHANNEL Clocking Ports

Port	Direction	Clock Domain	Description
CPLLREFCLKSEL[2:0]	In	Async	Input to dynamically select the input reference clock to the Channel PLL. Set this input to 3 ' b001 when only one clock source is connected to the Channel PLL reference clock selection multiplexer.
			Reset must be applied to the Channel PLL after changing the reference clock input.
			000: Reserved
			001: GTREFCLKO selected
			010: GTREFCLK1 selected
			011: GTNORTHREFCLK0 selected
			100: GTNORTHREFCLK1 selected
			101: GTSOUTHREFCLK0 selected
			110: GTSOUTHREFCLK1 selected
			111: GTGREFCLK selected
GTGREFCLK	In	Clock	Reference clock generated by the internal interconnect logic. This input is reserved for internal testing purposes only.
GTNORTHREFCLK0	In	Clock	North-bound clock from the Quad below.
GTNORTHREFCLK1	In	Clock	North-bound clock from the Quad below.
GTREFCLK0	In	Clock	External clock driven by IBUFDS_GTE3/4 for the Channel PLL. For more information, refer to GTH Transceiver Reference Clock Checklist, page 327.
GTREFCLK1	In	Clock	External clock driven by IBUFDS_GTE3/4 for the Channel PLL. For more information, refer to GTH Transceiver Reference Clock Checklist, page 327.
GTSOUTHREFCLK0	In	Clock	South-bound clock from the Quad above.
GTSOUTHREFCLK1	In	Clock	South-bound clock from the Quad above.
QPLL0CLK	In	Clock	Clock input from the high-performance Quad PLL. Connect QPLL0OUTCLK from the GTHE3/4_COMMON primitive to this port when the high-performance Quad PLL is used to drive the TX and/or RX channel(s).
QPLL1CLK	In	Clock	Clock input from the high-performance Quad PLL. Connect QPLL1OUTCLK from the GTHE3/4_COMMON primitive to this port when the high-performance Quad PLL is used to drive the TX and/or RX channel(s).
QPLL0REFCLK	In	Clock	Connect this port to the QPLL0OUTREFCLK port of the GTH3_COMMON.



Table 2-7: GTHE3/4\_CHANNEL Clocking Ports (Cont'd)

Port	Direction	Clock Domain	Description
QPLL1REFCLK	In	Clock	Connect this port to the QPLL1OUTREFCLK port of the GTH3_COMMON.
RXSYSCLKSEL[1:0]	In	Async	Selects the PLL reference clock source to drive the RXOUTCLK:
			00 = CPLL
			10 = QPLLO
			11 = QPLL1
TXSYSCLKSEL[1:0]	In	Async	Selects the PLL reference clock source to drive the TXOUTCLK
			00 = CPLL
			10 = QPLL0
			11 = QPLL1
TXPLLCLKSEL[1:0]	In	Async	Selects the PLL to drive the TX datapath:
			00 = CPLL
			10 = QPLL1
			11 = QPLL0
RXPLLCLKSEL[1:0]	In	Async	Selects the PLL to drive the RX datapath:
			00 = CPLL
			10 = QPLL1
			11 = QPLL0
GTREFCLKMONITOR	Out	Clock	CPLL reference clock selection multiplexer output. This port is for debug/monitoring only.



Table 2-8: GTHE3/4\_COMMON Clocking Ports

Port	Dir	Clock Domain	Description
QPLLOREFCLKSEL[2:0]	In	Async	Input to dynamically select the input reference clock to the Quad PLL0. Set to 3 'b001 when only one clock source is connected to the Quad PLL reference clock selection multiplexer.
			Reset must be applied to the Quad PLL after changing the reference clock input.
			000: Reserved
			001: GTREFCLK00 selected
			010: GTREFCLK10 selected
			011: GTNORTHREFCLK00 selected
			100: GTNORTHREFCLK10 selected
			101: GTSOUTHREFCLK00 selected
			110: GTSOUTHREFCLK10 selected
			111: GTGREFCLK0 selected
QPLL1REFCLKSEL[2:0]	In	Async	Input to dynamically select the input reference clock to the Quad PLL1. Set to 3 'b001 when only one clock source is connected to the Quad PLL reference clock selection multiplexer.
			Reset must be applied to the Quad PLL after changing the reference clock input.
			000: Reserved
			001: GTREFCLK01 selected
			010: GTREFCLK11 selected
			011: GTNORTHREFCLK01 selected
			100: GTNORTHREFCLK11 selected
			101: GTSOUTHREFCLK01 selected
			110: GTSOUTHREFCLK11 selected
			111: GTGREFCLK1 selected
GTNORTHREFCLK00	In	Clock	North-bound clocks from the Quad PLL0 below.
GTNORTHREFCLK10			
GTNORTHREFCLK01	In	Clock	North-bound clocks from the Quad PLL1 below.
GTNORTHREFCLK11			
GTREFCLK00	In	Clock	External jitter stable clock driven by
GTREFCLK10			IBUFDS_GTE3/4 for the Quad PLL0.
GTREFCLK01	In	Clock	External jitter stable clock driven by
GTREFCLK11			IBUFDS_GTE3/4 for the Quad PLL1.
GTSOUTHREFCLK00	In	Clock	South-bound clocks from the Quad PLL0 above.
GTSOUTHREFCLK10		2.000	The state of the s



Table 2-8: GTHE3/4\_COMMON Clocking Ports (Cont'd)

Port	Dir	Clock Domain	Description
GTSOUTHREFCLK01	In	Clock	South-bound clocks from the Quad PLL1 above.
GTSOUTHREFCLK11			
QPLL0OUTCLK	Out	Clock	High-performance Quad PLLO clock output. Connect this port to the QPLLOCLK port of the GTHE3/4_CHANNEL when transmitter and/or receiver require using the high-performance Quad PLLO clock source.
QPLL1OUTCLK	Out	Clock	High-performance Quad PLL1 clock output. Connect this port to the QPLL1CLK port of the GTHE3/4_CHANNEL when transmitter and/or receiver require using the high-performance Quad PLL0 clock source.
QPLL0OUTREFCLK	Out	Clock	Connect this port to the QPLL0REFCLK port of the GTHE3/4_CHANNEL.
QPLL1OUTREFCLK	Out	Clock	Connect this port to the QPLL1REFCLK port of the GTHE3/4_CHANNEL.
REFCLKOUTMONITOR0	Out	Clock	QPLL0 reference clock selection multiplexer output. This port is for debug/monitoring only.
REFCLKOUTMONITOR1	Out	Clock	QPLL1 reference clock selection multiplexer output. This port is for debug/monitoring only.

# **Channel PLL**

# **Functional Description**

Each GTH transceiver channel contains one ring-based channel PLL (CPLL). The internal channel clocking architecture is shown in Figure 2-11. The TX and RX clock dividers can individually select the clock from the QPLL0/1 or CPLL to allow the TX and RX datapaths to operate at asynchronous frequencies using different reference clock inputs.



**IMPORTANT:** If the CPLL is used in UltraScale+ FPGAs, the UltraScale FPGAs Transceivers Wizard version 1.7 or later must be used. Refer to the UltraScale FPGAs Transceivers Wizard: Product Guide for Vivado Design Suite (PG182) [Ref 4] for additional details on the CPLL calibration block that is instantiated when CPLL is used.






Figure 2-11: Internal Channel Clocking Architecture

The CPLL input clock selection is described in Reference Clock Selection and Distribution, page 31. The CPLL outputs feed the TX and RX clock divider blocks, which control the generation of serial and parallel clocks used by the PMA and PCS blocks. The CPLL can be shared between the TX and RX datapaths if they operate at line rates that are integral multiples of the same VCO frequency.

Figure 2-12 illustrates a conceptual view of the CPLL architecture. The input clock can be divided by a factor of M before feeding into the phase frequency detector. The feedback dividers, N1 and N2, determine the VCO multiplication ratio and the CPLL output frequency. A lock indicator block compares the frequencies of the reference clock and the VCO feedback clock to determine if a frequency lock has been achieved.




Figure 2-12: CPLL Block Diagram

The CPLL in the GTH transceiver has a nominal operating range between 2.0 GHz to 6.25 GHz. For additional information regarding the exact CPLL operating range for different device speed grades, refer to the specific device data sheet [Ref 6]. The UltraScale FPGAs Transceivers Wizard chooses the appropriate CPLL settings based on application requirements.

Equation 2-1 shows how to determine the CPLL output frequency (GHz).

$$f_{PLLClkout} = f_{PLLClkin} \times \frac{N1 \times N2}{M}$$
 Equation 2-1



Equation 2-2 shows how to determine the line rate (Gb/s). D represents the value of the TX or RX clock divider block in the channel. Both rising and falling edges of the PLL CLKOUT are used to generate the required line rate defined in Equation 2-2.

$$f_{LineRate} = \frac{f_{PLLClkout} \times 2}{D}$$
 Equation 2-2

Table 2-9 lists the allowable divider settings.

Table 2-9: CPLL Divider Settings

Factor	Attribute	Valid Settings
М	CPLL_REFCLK_DIV	1, 2
N2	CPLL_FBDIV	1, 2, 3, 4, 5
N1	CPLL_FBDIV_45	4, 5
D	RXOUT_DIV	1, 2, 4, 8, 16 <sup>(1)</sup>
U	TXOUT_DIV	1, 2, 4, 0, 10

<sup>1.</sup> TX/RXOUT\_DIV = 16 is not supported when using CPLL.

## **Ports and Attributes**

Table 2-10 and Table 2-11 defines the pins and attributes for the CPLL.

Table 2-10: CPLL Ports

Port	Direction	Clock Domain	Description
CPLLLOCKDETCLK	In	Clock	Stable reference clock for the detection of the feedback and reference clock signals to the CPLL. The input reference clock to the CPLL or any output clock generated from the CPLL (e.g., TXOUTCLK) must not be used to drive this clock.
			This clock is required only when using the CPLLFBCLKLOST and CPLLREFCLKLOST ports. It does not affect the CPLL lock detection, reset and power-down functions.
CPLLLOCKEN	In	Async	This port enables the CPLL lock detector. It must always be tied High if the CPLL is being used. If the CPLL is not used, this port can be tied Low to avoid a false CPLLLOCK output.
CPLLPD	In	Async	Active-High signal that powers down and resets the CPLL for power savings.



Table 2-10: CPLL Ports (Cont'd)

Port	Direction	Clock Domain	Description
CPLLREFCLKSEL	In	Async	Input to dynamically select the input reference clock to the CPLL. Set this input to 3 'b001 when only one clock source is connected to the CPLL reference clock selection multiplexer.
			Reset must be applied to the CPLL after changing the reference clock input.
			000: Reserved
			001: GTREFCLKO selected
			010: GTREFCLK1 selected
			011: GTNORTHREFCLK0 selected
			100: GTNORTHREFCLK1 selected
			101: GTSOUTHREFCLK0 selected
			110: GTSOUTHREFCLK1 selected
			111: GTGREFCLK selected
CPLLRESET	In	Async	Reserved. Use CPLLPD to reset the CPLL.
CPLLFBCLKLOST	Out	CPLLLOCKDETCLK	A High on this signal indicates the feedback clock from the CPLL feedback divider to the phase frequency detector of the CPLL is lost.
CPLLLOCK	Out	Async	This active-High PLL frequency lock signal indicates that the PLL frequency is within predetermined tolerance. The transceiver and its clock outputs are not reliable until this condition is met.
CPLLREFCLKLOST	Out	CPLLLOCKDETCLK	A High on this signal indicates the reference clock to the phase frequency detector of the CPLL is lost.

#### Notes:

1. When the GTH transceiver is configured to PCIe  ${\rm \rlap{\$}}$  mode, tie CPLLRESET and CPLLPD together.

Table 2-11: CPLL Attributes

Attribute	Туре	Description
CPLL_CFG0	16-bit Hex	Reserved. Configuration setting for the CPLL. Use the recommended value from the Wizard.
CPLL_CFG1	16-bit Hex	Reserved. Configuration setting for the CPLL. Use the recommended value from the Wizard.
CPLL_CFG2	16-bit Hex	Reserved. Configuration setting for the CPLL. Use the recommended value from the Wizard.
CPLL_CFG3	UltraScale FPGAs: 6-bit Hex UltraScale+ FPGAs: 16-bit Hex	Reserved. Configuration setting for the CPLL. Use the recommended value from the Wizard.



Table 2-11: CPLL Attributes (Cont'd)

Attribute	Туре	Description	
CPLL_FBDIV	Integer	CPLL feedback divider N2 settings as shown in Figure 2-11, page 45. Valid settings are 1, 2, 3, 4, and 5.	
CPLL_FBDIV_45	Integer	CPLL reference clock divider N1 settings as shown in Figure 2-11, page 45. Valid settings are 4 and 5.	
CPLL_INIT_CFG0	16-bit Hex	Reserved. Use the recommended value from the Wizard.	
CPLL_INIT_CFG1	8-bit Hex	UltraScale FPGAs only:	
		Reserved. Use the recommended value from the Wizard.	
CPLL_LOCK_CFG	16-bit Hex	Reserved. Use the recommended value from the Wizard.	
CPLL_REFCLK_DIV	Integer	CPLL reference clock divider M settings as shown in Figure 2-11, page 45. Valid settings are 1 and 2.	
RXOUT_DIV <sup>(1)</sup>	Integer	CPLL/QPLL output clock divider D for the RX datapath as shown in Figure 2-11, page 45. Valid settings are 1, 2, 4, 8 and 16.	
TXOUT_DIV <sup>(1)</sup>	Integer	CPLL/QPLL output clock divider D for the TX datapath as shown in Figure 2-11, page 45. Valid settings are 1, 2, 4, 8, and 16.	
SATA_CPLL_CFG	String	Reserved. SATA application specific setting. Use the recommended value from the Wizard.	

#### Notes:

1. TXOUT\_DIV/RXOUT\_DIV = 16 is not supported when using the CPLL.

#### **Use Modes**

#### **Dynamically Changing CPLL Settings**

The following describes the sequence of events to dynamically change CPLL settings. It pertains only to changes for the CPLL:

- 1. When ready (all valid data is transmitted or received), provide changes via port CPLLREFCLKSEL and/or DRP to the attributes listed in Table 2-11.
- 2. Follow the reset guidelines as detailed in CPLL Reset, page 61.
- 3. When the CPLL has locked, assert GTTXRESET and/or GTRXRESET and follow the guidelines as detailed in GTH Transceiver TX Reset in Response to GTTXRESET Pulse, page 66 and GTH Transceiver RX Reset in Response to GTRXRESET Pulse, page 76.
- 4. Continue with transceiver operation.

**Note:** For applications that require dynamic rate switching, refer to *UltraScale FPGAs Transceivers Wizard: Product Guide for Vivado Design Suite* (PG182) [Ref 4] for additional details on CPLL calibration block configurations.



# **Quad PLL**

# **Functional Description**

Each Quad contains two LC-based PLLs, referred to as the Quad PLLs (QPLL0 and QPLL1). Either QPLL can be shared by the serial transceiver channels within the same Quad, but cannot be shared by channels in other Quads. Use of QPLL0/1 is required when operating the channels at line rates above the CPLL operating range. The GTHE3/4\_COMMON primitive encapsulates both the GTH QPLL0/1 and must be instantiated when either QPLL is used.

The QPLL0/1 input reference clock selection is described in Reference Clock Selection and Distribution, page 31. The QPLL0/1 outputs feed the TX and RX clock divider blocks of each serial transceiver channel within the same Quad, which control the generation of serial and parallel clocks used by the PMA and PCS blocks. Figure 2-11, page 45 shows the internal channel clocking architecture.

Figure 2-13 illustrates a conceptual view of the QPLL0/1 architecture. The input clock can be divided by a factor of M before it is fed into the phase frequency detector. The feedback divider N determines the VCO multiplication ratio. The QPLL0/1 output frequency is half of the VCO frequency. A lock indicator block compares the frequencies of the reference clock and the VCO feedback clock to determine if a frequency lock has been achieved.




Figure 2-13: QPLL0/1 Detail

The QPLL0/1 VCO operates within two different frequency bands. Table 2-12 describes the nominal operating range for these bands. For more information, see the specific device data sheet.

Table 2-12: QPLL0/1 Nominal Operating Range

QPLL	Frequency (GHz)
QPLL0	9.8–16.375
QPLL1	8.0-13.0



When the lower band VCO is selected, the upper band VCO is automatically powered down and vice versa. The Wizard chooses the appropriate band and QPLL settings based on application requirements.

Equation 2-3 shows how to determine the PLL output frequency (GHz).

$$f_{PLLClkout} = f_{PLLClkin} \times \frac{N}{M \times 2}$$
 Equation 2-3

Equation 2-4 shows how to determine the line rate (Gb/s). D represents the value of the TX or RX clock divider block in the channel. Both rising and falling edges of the PLL CLKOUT are used to generate the required line rate defined in Equation 2-4. See Table 2-13 for the valid settings for D.

$$f_{LineRate} = \frac{f_{PLLClkout} \times 2}{D}$$
 Equation 2-4

Table 2-13 lists the allowable divider values.

Table 2-13: **QPLLO/1 Divider Settings** 

Factor	Attribute	Valid Settings
М	QPLL0_REFCLK_DIV QPLL1_REFCLK_DIV	1, 2, 3, 4
N	QPLL0_FBDIV QPLL1_FBDIV	16–160
D	RXOUT_DIV TXOUT_DIV	1, 2, 4, 8, 16
UltraScale+ FPGAs Onl	у	
QPLL_CLKOUTRATE QPLL1CLKOUT_RATE QPLL1CLKOUT_RATE		2 (Half). This value should not be changed.
SDMDATA	SDM0DATA SDM1DATA	0 - (2 <sup>24</sup> - 1)
SDMWIDTH	SDM0WIDTH SDM1WIDTH	16, 20, 24

For UltraScale+ FPGAs, the fractional-N feature is supported using the QPLL. Equation 2-5 determines the PLL output frequency when this feature is used.

$$f_{PLLClkout} = f_{PLLClkin} \times \frac{N.FractionalPart}{M \times QPLL\_CLKOUTRATE}$$
 Equation 2-5

Equation 2-6 shows how to determine the fractional part of the feedback divider presented in Equation 2-5.

$$FractionalPart = \frac{SDMDATA}{2SDMWIDTH}$$
 Equation 2-6

#### **Ports and Attributes**

Table 2-14 and Table 2-15, page 53 define the pins and attributes for the QPLL.



Table 2-14: QPLL0/1 Ports

Port	Direction	Clock Domain	Description
QPLLDMONITOR0[7:0]/ QPLLDMONITOR1[7:0]	Out	Async	Reserved.
QPLL0CLKRSVD0/ QPLL1CLKRSVD0	In	_	Reserved. Tie to 1'b0.
QPLL0CLKRSVD1/ QPLL1CLKRSVD1	In	_	Reserved. Tie to 1'b0.
QPLL0FBCLKLOST/ QPLL1FBCLKLOST	Out	QPLL0LOCKDETCLK/ QPLL1LOCKDETCLK	A High on this signal indicates the feedback clock from the QPLL0/1 feedback divider to the phase frequency detector of the QPLL0/1 is lost.
QPLL0LOCK/QPLL1LOCK	Out	Async	This active-High QPLL0/1 frequency lock signal indicates that the QPLL0/1 frequency is within the predetermined tolerance. The transceiver and its clock outputs are not reliable until this condition is met.
QPLL0LOCKDETCLK/ QPLL1LOCKDETCLK	In	Clock	Stable reference clock for the detection of the feedback and reference clock signals to the QPLL0/1. The input reference clock to the QPLL0/1 or any output clock generated from the QPLL0/1 (e.g., TXOUTCLK) must not be used to drive this clock.
			This clock is required only when using the QPLL0FBCLKLOST/QPLL1FBCLKLOST and QPLL0REFCLKLOST/QPLL1REFCLKLOST ports. It does not affect the QPLL0/1 lock detection, reset, and power-down functions.
			The same clock can be used to drive both QPLL0LOCKDETCLK and QPLL1LOCKDETCLK.
QPLL0LOCKEN/ QPLL1LOCKEN	In	Async	This port enables the QPLL0/1 lock detection circuitry. It must always be tied High.
QPLL0OUTCLK/ QPLL1OUTCLK	Out	N/A	QPLL0/1 output clock. Connect QPLL0OUTCLK to QPLL0CLK and QPLL1OUTCLK to QPLL1CLK in the GTHE3/4_CHANNEL primitive.
QPLL0OUTREFCLK/ QPLL1OUTREFCLK	Out	N/A	QPLL0/1 reference output clock. Connect QPLL0OUTREFCLK to QPLL0REFCLK and QPLL1OUTREFCLK to QPLL1REFCLK in the GTHE3/4_CHANNEL primitive.
QPLL0PD/QPLL1PD	In	Async	Active-High signal that powers down the QPLL0/1 for power savings.
QPLLOREFCLKLOST/ QPLL1REFCLKLOST	Out	QPLL0LOCKDETCLK/ QPLL1LOCKDETCLK	A High on this signal indicates the reference clock to the phase frequency detector of the QPLL0/1 is lost.



Table 2-14: QPLLO/1 Ports (Cont'd)

Port	Direction	Clock Domain	Description
QPLL0REFCLKSEL[2:0]/ QPLL1REFCLKSEL[2:0]	In	Async	Input to dynamically select the input reference clock to the QPLL0/1. Set this input to 3 'b001 when only one clock source is connected to the QPLL0/1 reference clock selection multiplexer.
			Reset must be applied to the QPLL0/1 after changing the reference clock input.
			000: Reserved
			001: GTREFCLKO selected
			010: GTREFCLK1 selected
			011: GTNORTHREFCLK0 selected
			100: GTNORTHREFCLK1 selected
			101: GTSOUTHREFCLK0 selected
			110: GTSOUTHREFCLK1 selected
			111: GTGREFCLK selected
QPLLORESET/QPLL1RESET	In	Async	This active-High port resets the dividers inside the QPLL0/1 as well as the QPLL0/1 lock indicator and status block.
QPLLRSVD1[7:0]	In	-	Reserved. Use the recommended value from the Wizard.
QPLLRSVD2[4:0]	In	-	Reserved. Use the recommended value from the Wizard.
QPLLRSVD3[4:0]	In	-	Reserved. Use the recommended value from the Wizard.
QPLLRSVD4[7:0]	In	-	Reserved. Use the recommended value from the Wizard.
REFCLKOUTMONITOR0/ REFCLKOUTMONITOR1	Out	N/A	QPLL0/1 reference clock selection multiplexer output.
BGBYPASSB	In	Async	Reserved. This port must be set to 1 'b1. Do not modify this value.
BGMONITORENB	In	Async	Reserved. This port must be set to 1 'b1. Do not modify this value.
BGPDB	In	Async	Reserved. This port must be set to 1 'b1. Do not modify this value.
BGRCALOVRD[4:0]	In	Async	Reserved. This port must be set to 5 'b11111. Do not modify this value.
BGRCALOVRDENB	In	Async	Reserved. This port must be set to 1 'b1. Do not modify this value.
RCALENB	In	Async	Reserved. This port must be set to 1 'b1. Do not modify this value.
PMARSVD0[7:0]	In	Async	Reserved.
PMARSVD1[7:0]	In	Async	Reserved.



Table 2-14: QPLLO/1 Ports (Cont'd)

Port	Direction	Clock Domain	Description
UltraScale+ FPGAs Only			
SDM0RESET/SDM1RESET	In	Async	This active-High port resets the sigma delta fractional divider inside the QPLL0/1.
SDM0DATA[24:0]/ SDM1DATA[24:0]	In	Async	Input to set the numerator of the fractional part of the feedback divider. Bit [24] is unused.
SDM0WIDTH[1:0]/ SDM1WIDTH[1:0]	In	Async	Input to set the denominator of the fractional part of the feedback divider.
			00: 24
			01: 20
			10: 16
			11: Reserved
SDM0FINALOUT[3:0]/ SDM1FINALOUT[3:0]	Out	Async	Reserved.
SDM0TESTDATA[14:0]/ SDM1TESTDATA[14:0]	Out	Async	Reserved.
SDM0TOGGLE/ SDM1TOGGLE	In	Async	Reserved. Set to 1'b0.
QPLL0FBDIV[7:0]/ QPLL1FBDIV[7:0]	In	Async	Reserved. Set to 8'b00000000.

Table 2-15: QPLL0/1 Attributes

Attribute	Туре	Description
BIAS_CFG0	16-bit Hex	Reserved. Use the recommended value from the Wizard.
BIAS_CFG1	16-bit Hex	Reserved. Use the recommended value from the Wizard.
BIAS_CFG2	16-bit Hex	Reserved. Use the recommended value from the Wizard.
BIAS_CFG3	16-bit Hex	Reserved. Use the recommended value from the Wizard.
BIAS_CFG4	16-bit Hex	Reserved. Use the recommended value from the Wizard.
BIAS_CFG_RSVD	UltraScale FPGAs:	Reserved. Use the recommended value from the Wizard.
	10-bit Binary	
	UltraScale+ FPGAs:	
	10-bit Hex	
COMMON_CFG0	16-bit Hex	Reserved. Use the recommended value from the Wizard.
COMMON_CFG1	16-bit Hex	Reserved. Use the recommended value from the Wizard.
POR_CFG	16-bit Hex	Reserved. Use the recommended value from the Wizard.
QPLL0_CFG0/ QPLL1_CFG0	16-bit Hex	Reserved. Use the recommended value from the Wizard.
QPLL0_CFG1/ QPLL1_CFG1	16-bit Hex	Reserved. Use the recommended value from the Wizard.



Table 2-15: QPLLO/1 Attributes (Cont'd)

Attribute	Туре	Description
QPLL0_CFG1_G3/ QPLL1_CFG1_G3	16-bit Hex	Reserved. Use the recommended value from the Wizard.
QPLL0_CFG2/QPLL1_CFG2	16-bit Hex	Reserved. Use the recommended value from the Wizard.
QPLL0_CFG2_G3/ QPLL1_CFG2_G3	16-bit Hex	Reserved. Use the recommended value from the Wizard.
QPLL0_CFG3/ QPLL1_CFG3	16-bit Hex	Reserved. Use the recommended value from the Wizard.
QPLL0_CFG4/ QPLL1_CFG4	16-bit Hex	Reserved. Use the recommended value from the Wizard.
QPLL0CLKOUT_RATE	String	UltraScale+ FPGAs only:
QPLL1CLKOUT_RATE		Reserved. Use the recommended value from the Wizard.
QPLL0_CP/ QPLL1_CP	10-bit Binary	Reserved. Use the recommended value from the Wizard.
QPLL0_CP_G3/ QPLL1_CP_G3	10-bit Binary	Reserved. Use the recommended value from the Wizard.
QPLL0_FBDIV/ QPLL1_FBDIV	Integer	QPLL0/1 feedback divider N settings as shown in Figure 2-13, page 49. Valid divider settings are 16–160.
QPLL0_FBDIV_G3/ QPLL1_FBDIV_G3	Integer	Reserved. Use the recommended value from the Wizard.
QPLL0_INIT_CFG0/ QPLL1_INIT_CFG0	16-bit Hex	Reserved. Use the recommended value from the Wizard.
QPLL0_INIT_CFG1/ QPLL1_INIT_CFG1	8-bit Hex	Reserved. Use the recommended value from the Wizard.
QPLL0_LOCK_CFG/ QPLL1_LOCK_CFG	16-bit Hex	Reserved. Use the recommended value from the Wizard.
QPLL0_LOCK_CFG_G3/ QPLL1_LOCK_CFG_G3	16-bit Hex	Reserved. Use the recommended value from the Wizard.
QPLL0_LPF/ QPLL1_LPF	10-bit Binary	Reserved. Use the recommended value from the Wizard.
QPLL0_LPF_G3/	10-bit Binary	Reserved. Use the recommended value from the Wizard.
QPLL1_LPF_G3		
QPLL0_REFCLK_DIV/ QPLL1_REFCLK_DIV	Integer	QPLL0/1 reference clock divider M settings as shown in Figure 2-13, page 49. Valid settings are 1, 2, 3, and 4.
QPLL0_SDM_CFG0/ QPLL1_SDM_CFG0	UltraScale FPGAs: 16-bit Binary UltraScale+ FPGAs: 16-bit Hex	Reserved. Use the recommended value from the Wizard.



Table 2-15: QPLLO/1 Attributes (Cont'd)

Attribute	Туре	Description
QPLL0_SDM_CFG1/ QPLL1_SDM_CFG1	UltraScale FPGAs: 16-bit Binary	Reserved. Use the recommended value from the Wizard.
	UltraScale+ FPGAs:	
	16-bit Hex	
QPLL0_SDM_CFG2/	UltraScale FPGAs:	Reserved. Use the recommended value from the Wizard.
QPLL1_SDM_CFG2	16-bit Binary	Reserved. Ose the recommended value from the Wizard.
	UltraScale+ FPGAs:	
	16-bit Hex	
RSVD_ATTR0	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RSVD_ATTR1	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RSVD_ATTR2	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RSVD_ATTR3	16-bit Hex	Reserved. Use the recommended value from the Wizard.
SDM0DATA1_0/	16-bit Binary	UltraScale FPGAs only:
SDM1DATA1_0		Reserved. Use the recommended value from the Wizard.
SDM0DATA1_1/	9-bit Binary	UltraScale FPGAs only:
SDM1DATA1_1		Reserved. Use the recommended value from the Wizard.
SDM0INITSEED0_0/ SDM1INITSEED0_0	16-bit Binary	Reserved. Use the recommended value from the Wizard.
SDM0INITSEED0_1/ SDM1INITSEED0_1	9-bit Binary	Reserved. Use the recommended value from the Wizard.
SDM0_DATA_PIN_SEL/	1-bit Binary	UltraScale FPGAs only:
SDM1_DATA_PIN_SEL		Reserved. Use the recommended value from the Wizard.
SDM0_WIDTH_PIN_SEL/	1-bit Binary	UltraScale FPGAs only:
SDM1_WIDTH_PIN_SEL		Reserved. Use the recommended value from the Wizard.
RXOUT_DIV	Integer	QPLL0/QPLL1/CPLL output clock divider D for the RX datapath as shown in Figure 2-11, page 45. Valid settings are 1, 2, 4, 8, and 16.
TXOUT_DIV	Integer	QPLL0/QPLL1/CPLL output clock divider D for the TX datapath as shown in Figure 2-11, page 45. Valid settings are 1, 2, 4, 8, and 16.
PPF0_CFG/PPF1_CFG	16-bit Hex	UltraScale+ FPGAs only:
		Reserved. Use the recommended value from the Wizard.
QPLL0CLKOUT_RATE/	String	UltraScale+ FPGAs only:
QPLL1CLKOUT_RATE		Reserved. Use the recommended value from the Wizard.
QPLL0_PCI_EN/	1-bit Binary	UltraScale+ FPGAs only:
QPLL1_PCI_EN		Reserved. Use the recommended value from the Wizard.
QPLLO_RATE_SW_USE_DRP/	1-bit Binary	UltraScale+ FPGAs only:
QPLL1_RATE_SW_USE_DRP		Reserved. Use the recommended value from the Wizard.



# **Dynamic Frac-N for UltraScale+ FPGAs**

Typically, SDM\*DATA is statically set to create a static fractional-N divider but it is possible to continually update the value of SDM\*DATA to achieve the same functionality that the TXPIPPM provides. Figure 2-14 shows how to use the UltraScale+ GTH transceiver when Dynamic Frac-N is required. Because Dynamic Frac-N operates using QPLLs, there is no independent PPM control for the lanes connected to a particular QPLL. With both QPLL0 and QPLL1 using Dynamic Frac-N, two independent lanes are possible.

The operation of the dynamic fractional divider has a user operated strobe (SDM\*TOGGLE) pulse that controls the SDM\*DATA transfer from the fabric to the transceiver. The assumption here is the logic that drives SDM\*TOGGLE and SDM\*DATA is clocked by SYSTEM Clock.

**Note:** The \* symbol indicates either 0 or 1. For example, SDM\*DATA can be SDM0DATA or SDM1DATA.

Figure 2-14 and Figure 2-15 show the same operation with different relationships between QPLL FBCLK and SYSTEM Clock frequencies.




Figure 2-14: FBCLK is Faster than SYSTEM Clock




Figure 2-15: FBCLK is Slower than SYSTEM Clock



There are three major timing requirements marked as T1, T2, and T3 in Figure 2-14 and Figure 2-15. These timing requirements are described in Table 2-16.

**Table 2-16: Timing Requirements** 

Time Period	Requirement	Comments
T1	≥ One system clock cycle	This is the least amount of time SDM*DATA must be stable and valid before SDM*TOGGLE can be asserted. Period T1 should be at least one SYSTEM Clock cycle. During this period SDM*TOGGLE must be Low.
T2	≥ Three FBCLK cycles	This is the least amount of time SDM*TOGGLE must be held High. Period T2 should be at least three FBCLK cycles. SDM*DATA must not change during T2.
Т3	≥ Three FBCLK cycles	This is the least amount of time SDM*TOGGLE must be held Low. Period T3 should be at least three FBCLK cycles. SDM*DATA must not change during T3. T3 does not include T1.

#### Notes:

- 1. The \* symbol indicates either 0 or 1. For example, SDM\*DATA can be SDM0DATA or SDM1DATA.
- 2. USRCLK or DRPCLK can be used as the SYSTEM Clock.

**Note:** The user must keep track of the frequency deviation with respect to the initial QPLL VCO frequency before the dynamic update is initiated. If the frequency deviation is more than 200 ppm compared to the original VCO frequency, a QPLL reset must be asserted after the dynamic update.



# **Reset and Initialization**

The GTH transceiver must be initialized after device power-up and configuration before it can be used. The GTH transmitter (TX) and receiver (RX) can be initialized independently and in parallel as shown in Figure 2-16. The GTH transceiver TX and RX initialization comprises two steps:

- 1. Initializing the associated PLL driving TX/RX
- 2. Initializing the TX and RX datapaths (PMA + PCS)

The GTH transceiver TX and RX can receive a clock from either the QPLL or the CPLL. The associated PLL (QPLL/CPLL) used by the TX and RX must be initialized first before TX and RX initialization. Any PLL used by the TX and RX is reset individually and its reset operation is completely independent from all TX and RX resets. The TX and RX datapaths must be initialized only after the associated PLL is locked.




Figure 2-16: GTH Transceiver Initialization Overview

The GTH transceiver TX and RX use a state machine to control initialization process. They are partitioned into a few reset regions. The partition allows the reset state machine to control the reset process in a sequence that the PMA can be reset first and the PCS can be reset after the assertion of the TXUSERRDY or RXUSERRDY. It also allows the PMA, the PCS,



and functional blocks inside them to be reset individually when needed during normal operation.

The GTH transceiver offers two types of reset: initialization and component.

- Initialization Reset: This reset is used for complete GTH transceiver initialization. It must be used after device power-up and configuration. During normal operation, when necessary, GTTXRESET and GTRXRESET can also reinitialize the GTH transceiver TX and RX. GTTXRESET is the initialization reset port for the GTH transceiver TX. GTRXRESET is the initialization reset port for the GTH transceiver RX.
- Component Reset: This reset is used for special cases and specific subsection resets
  while the GTH transceiver is in normal operation. TX component reset ports include
  TXPMARESET and TXPCSRESET. RX component reset ports include RXPMARESET,
  RXDFELPMRESET, EYESCANRESET, RXPCSRESET, RXBUFRESET, and RXOOBRESET.

For major coverage differences between initialization and component resets, refer to Table 2-24 for the GTH transceiver TX and Table 2-28 and Table 2-29 for the GTH transceiver RX.

All reset ports described in this section initiate the internal reset state machine when driven High. The internal reset state machines are held in the reset state until these same reset ports are driven Low. These resets are all asynchronous. The guideline for the pulse width of these asynchronous resets is one period of the reference clock, unless otherwise noted.



**TIP:** Reset ports should not be used for the purpose of power down. For details on proper power down usage, refer to Power Down, page 82.

# **Resetting Multiple Lanes and Quads**

Resetting multiple lanes in a Quad or multiple Quads affects the power supply regulation circuit (see Power Up/Down and Reset on Multiple Lanes, page 330).

## **Reset Modes**

The GTH transceiver RX resets can operate in two different modes: sequential mode and single mode. The GTH transceiver TX resets in UltraScale FPGAs only operate in sequential mode.

- Sequential mode: The reset state machine starts with an initialization or component reset input driven High and proceeds through all states after the requested reset states in the reset state machine, as shown in Figure 2-19 for the GTH transceiver TX or Figure 2-24 for the GTH transceiver RX until completion. The completion of sequential mode reset flow is signaled when (TX/RX)RESETDONE transitions from Low to High.
- Single mode: The reset state machine only executes the requested component reset independently for a predetermined time set by its attribute. It does not process any



state after the requested state, as shown in Figure 2-24 for the GTH transceiver RX. The requested reset can be any component reset to reset the PMA, the PCS, or functional blocks inside them. The completion of a single mode reset is signaled when RXRESETDONE transitions from Low to High.

The GTH transceiver initialization reset must use sequential mode. All component resets can be operated in either sequential mode or single mode, except for TX resets, which can only operate in sequential mode.

In UltraScale FPGAs, the GTH transceiver uses GTRESETSEL to select between sequential reset mode and single reset mode. In UltraScale+ FPGAs, the GTH transceiver uses GTTXRESETSEL and GTRXRESETSEL to select between sequential reset mode and single reset mode for the RX and TX, respectively. Table 2-17 provides configuration details that apply to both the GTH transceiver TX and GTH transceiver RX. Reset modes have no impact on CPLL and QPLL resets. During normal operation, the GTH transceiver TX or GTH transceiver RX can be reset by applications in either sequential mode or single mode (1), which provides flexibility to reset a portion of the GTH transceiver. When using either sequential mode or single mode, RESETOVRD must be driven Low, as shown in Table 2-17. In UltraScale FPGAs, RESETOVRD and GTRESETSEL must be set to the desired value 300–500 ns before the assertions of any reset. In UltraScale+ FPGAs, RESETOVRD and GTTXRESETSEL/GTRXRESETSEL must be set to the desired value 300–500 ns before the assertions of any reset.

Table 2-17: GTH Transceiver Reset Modes Operation

Operation Mode	RESETOVRD	GTRESETSEL	GTTXRESETSEL/GTRXRESETSEL
Sequential Mode	0	0	0
Single Mode	0	1	1

Table 2-18: GTH Transceiver Reset Mode Ports

Port	Dir	Clock Domain	Description
GTRESETSEL	In	Async	UltraScale FPGAs only:
			Reset mode enable port.
			Low: Sequential mode (recommended).
			High: Single mode (RX only).
GTTXRESETSEL	In	Async	UltraScale+ FPGAs only:
			Reset mode enable port for TX.
			Low: Sequential mode (recommended).
			High: Single mode.



<sup>1.</sup> In UltraScale FPGAs, single mode is only available for the RX.



Port	Dir	Clock Domain	Description
GTRXRESETSEL	In	Async	UltraScale+ FPGAs only:
			Reset mode enable port for RX.
			Low: Sequential mode (recommended).
			High: Single mode
RESETOVRD	In	Async	Reserved. Must be tied to ground.

Table 2-18: GTH Transceiver Reset Mode Ports (Cont'd)

#### **CPLL Reset**

The CPLL must be reset before use. As shown in Figure 2-17, CPLLPD is an input that resets the CPLL. CPLLLOCK is an output that indicates the reset process is done. The requirement for this asynchronous CPLLPD pulse width must be at least 2  $\mu$ s. The time required for the CPLL to lock is affected by a few factors, such as bandwidth setting and clock frequency.




Figure 2-17: CPLL Reset Timing Diagram

Table 2-19: CPLL Reset Ports

Port	Dir	Clock Domain	Description
CPLLPD	In	Async	This port is driven High and then deasserted to start CPLL reset.
CPLLRESET	In	Async	Reserved. Use CPLLPD to reset the CPLL.
CPLLLOCK	Out	Async	This active-High CPLL frequency lock signal indicates that the CPLL frequency is within a predetermined tolerance. The GTH transceiver and its clock outputs are not reliable until this condition is met.
CPLLLOCKEN	In	Async	This active-High signal enables the CPLL lock detector.

#### Notes:

1. When the GTH transceiver is configured to PCIe mode, tie CPLLRESET and CPLLPD together.

# QPLL0/1 Reset

QPLL0/1 must be reset before it can be used. Each GTH transceiver Quad has three dedicated ports for its respective QPLL reset. As shown in Figure 2-18, QPLL0/1RESET is an input that resets QPLL0/1. QPLL0/1LOCK is an output that indicates the reset process is done. The guideline for this asynchronous QPLL0/1RESET pulse width is one period of the reference clock. The real QPLL0/1 reset generated by the internal GTH transceiver circuit is



much longer than the QPLL0/1RESET High pulse duration. The time required for QPLL0/1 to lock is affected by a few factors, such as bandwidth setting and clock frequency.




Figure 2-18: QPLLO/1 Reset Timing Diagram

Table 2-20: QPLL0/1 Reset Ports

Port	Dir	Clock Domain	Description
QPLLORESET/ QPLL1RESET	In	Async	This port is driven High and then deasserted to start the QPLL0/1 reset.
QPLL0LOCK/ QPLL1LOCK	Out	Async	This active-High QPLL0/1 frequency lock signal indicates that the QPLL0/1 frequency is within a predetermined tolerance. The GTH transceiver and its clock outputs are not reliable until this condition is met.
QPLL0LOCKEN/ QPLL1LOCKEN	In	Async	This active-High signal enables the QPLL0/1 lock detector.

Table 2-21: QPLL Reset Attributes

Attribute	Туре	Description
QPLL0RESET_TIME/ QPLL1RESET_TIME	10-bit Binary	Reserved. Represents the time duration to apply internal QPLL0/1 reset. Must be a non-zero value. Use the
(QPLL0_INIT_CFG[9:0]/ QPLL1_INIT_CFG[9:0])		recommended value from the Wizard.

#### TX Initialization and Reset

The GTH transceiver TX uses a reset state machine to control the reset process. The GTH transceiver TX is partitioned into two reset regions, TX PMA and TX PCS. The partition allows TX initialization and reset to be operated only in sequential mode, as shown in Figure 2-19.

The initializing TX must use GTTXRESET in sequential mode. Activating GTTXRESET input can automatically trigger a full asynchronous TX reset. The reset state machine executes the reset sequence, as shown in Figure 2-19, covering the whole TX PMA and TX PCS. During normal operation, when needed, sequential mode allows you to reset TX from activating TXPMARESET and continue the reset state machine until TXRESETDONE transitions from Low to High.



The TX reset state machine does not reset the PCS until TXUSERRDY is detected High. Drive TXUSERRDY High after these conditions are met:

- 1. All clocks used by the application including TXUSRCLK/TXUSRCLK2 are shown as stable.
- 2. The user interface is ready to transmit data to the GTH transceiver.




Figure 2-19: GTH Transceiver TX Reset State Machine Sequence

#### **Ports and Attributes**

Table 2-22 lists ports required by TX initialization process.

Table 2-22: TX Initialization and Reset Ports

Port	Dir	Clock Domain	Description	
GTTXRESET	In	Async	This port is driven High and then deasserted to start the full TX reset sequence. The time required for the reset sequence is to be determined.	
TXPMARESET	In	Async	This port is used to reset the TX PMA. It is driven High and then deasserted to start the TX PMA reset process. In sequential mode, activating this port resets both the TX PMA and the TX PCS.	
TXPCSRESET	In	Async	This port is used to reset the TX PCS. It is driven High and deasserted to start the PCS reset process. In sequential m activating this port only resets the TX PCS.	
TXUSERRDY	In	Async	This port is driven High from your application when TXUSRCLK and TXUSRCLK2 are stable.	



Table 2-22: TX Initialization and Reset Ports (Cont'd)

Port	Dir	Clock Domain	Description	
TXRESETDONE	Out	TXUSRCLK2 This active-High signal indicates the GTH transceiver finished reset and is ready for use. This port is driven when GTTXRESET goes High and is not driven High ur GTH transceiver TX detects TXUSERRDY High.		
CFGRESET	In	Async	Reserved. Use the recommended value from the Wizard.	
TXPMARESETDONE	Out	Async	This active-high signal indicates TX PMA reset is complete. This port is driven Low when GTTXRESET or TXPMARESET is asserted.	
PCSRSVDOUT[11:0]	Out	Async	UltraScale FPGAs only:	
			Reserved.	
PCSRSVDOUT[15:0]	PCSRSVDOUT[15:0] Out Async		UltraScale+ FPGAs only:	
			Reserved.	
RESETEXCEPTION	Out	Async Reserved.		
GTPOWERGOOD	Out	Async	Power good indicator. When this signal asserts High, the clock output from IBUFDS_GTE3/4 will be ready after a delay of 250 $\mu$ s.	
TXDCCDONE	CCDONE Out Async		UltraScale+ FPGAs only:	
			Reserved.	
TXDCCFORCESTART	In	In Async UltraScale+ FPGAs only:		
			Reserved. Tied Low.	
TXDCCRESET	In	Async	UltraScale+ FPGAs only:	
			Reserved. Tied Low.	

Table 2-23 lists attributes required by GTH transceiver TX initialization. In general cases, the reset time required by the TX PMA or the TX PCS varies depending on line rate. The factors affecting PMA reset time and PCS reset time are user-configurable attributes TXPMARESET\_TIME and TXPCSRESET\_TIME.

Table 2-23: TX Initialization and Reset Attributes

Attribute	Туре	Description
TXPMARESET_TIME	5-bit Binary	Reserved. Represents the time duration to apply a TX PMA reset. Use the recommended value from the Wizard. Must be a non-zero value when using GTTXRESET or TXPMARESET to initiate the reset process.
TXPCSRESET_TIME	5-bit Binary	Reserved. Represents the time duration to apply a TX PCS reset. Use the recommended value from the Wizard. Must be a non-zero value when using TXPCSRESET to initiate the reset process.
TX_PMA_POWER_SAVE 1-bit Binary		Reserved. Use the recommended value from the Wizard.
TX_DCC_LOOP_RST_CFG	16-bit Hex	UltraScale+ FPGAs only:
		Reserved. Use the recommended value from the Wizard.



Table 2-23: TX Initialization and Reset Attributes (Cont'd)

Attribute	Туре	Description	
TX_PHICAL_CFG0	16-bit Hex	UltraScale+ FPGAs only:	
		Reserved. Use the recommended value from the Wizard.	
TX_PHICAL_CFG1	16-bit Hex	UltraScale+ FPGAs only:	
		Reserved. Use the recommended value from the Wizard.	
TX_PHICAL_CFG2	16-bit Hex	UltraScale+ FPGAs only:	
		Reserved. Use the recommended value from the Wizard.	

# GTH Transceiver TX Reset in Response to Completion of Configuration

The TX reset sequence shown in Figure 2-19 is not automatically started to follow global GSR. It must meet these conditions:

- 1. GTRESETSEL (in UltraScale FPGAs) or GTTXRESETSEL (in UltraScale+ FPGAs) must be Low to use sequential mode.
- 2. GTTXRESET must be used.
- 3. TXPMARESET and TXPCSRESET must be constantly driven Low during the entire reset process before TXRESETDONE is detected High.
- 4. GTTXRESET cannot be driven Low until the associated PLL is locked.
- 5. Ensure that GTPOWERGOOD is High before releasing C/QPLLRESET and GTTXRESET.

If the reset mode is defaulted to single mode, then you must:

- 1. Change reset mode to Sequential mode.
- 2. Wait another 300-500 ns.
- 3. Assert QPLLRESET, CPLLPD, and GTTXRESET following the reset sequence described in Figure 2-20.



**RECOMMENDED:** Use the associated PLLLOCK from either CPLL or QPLL to release GTTXRESET from High to Low as shown in Figure 2-20. The TX reset state machine waits when GTTXRESET is detected High and starts the reset sequence until GTTXRESET is released Low.






Figure 2-20: GTH Transmitter Initialization after Configuration

# **GTH Transceiver TX Reset in Response to GTTXRESET Pulse**

The GTH transceiver allows you to reset the entire TX completely at any time by sending GTTXRESET an active-High pulse. TXPMARESET\_TIME and TXPCSRESET\_TIME can be set statically or reprogrammed through DRP ports to adjust the required reset time before applying GTTXRESET (Figure 2-21). These conditions must be met when using GTTXRESET:

- 1. GTRESETSEL (in UltraScale FPGAs) or GTTXRESETSEL (in UltraScale+ FPGAs) must be driven Low to use sequential mode.
- 2. TXPMARESET and TXPCSRESET must be driven constantly Low during the entire reset process before TXRESETDONE is detected High.
- 3. The associated PLL must indicate locked.
- 4. The guideline for this asynchronous GTTXRESET pulse width is one period of the reference clock.






Figure 2-21: GTH Transmitter Reset after GTTXRESET Pulse

# **GTH Transceiver TX Component Reset**

TX PMA and TX PCS can be reset individually. GTTXRESET must be driven constantly Low during the TXPMARESET or TXPCSRESET process before finish.

Driving TXPMARESET from High to Low starts the PMA reset process. TXPCSRESET must be driven constantly Low during the TXPMARESET process. In sequential mode (Figure 2-22), the reset state machine automatically starts the PCS reset after finishing the PMA reset, if TXUSERRDY is High.




Figure 2-22: TXPMARESET in Sequential Mode

Driving TXPCSRESET from High to Low starts the PCS reset process when TXUSERRDY is High. TXPMARESET must be driven constantly Low when the PCS is in reset process. In sequential mode, the reset state machine only resets the PCS (see Figure 2-23).






Figure 2-23: TXPCSRESET in Sequential Mode

Table 2-24 summarizes all resets available to the GTH transceiver TX and components affected by them in sequential mode. Using TXPMARESET in sequential mode resets everything covered by GTTXRESET except the TX reset state machine.

**Table 2-24:** TX Initialization Reset and Component Reset Coverage in Sequential Mode

	Functional Blocks	GTTXRESET	TXPMARESET	TXPCSRESET
	TX Interconnect Logic Interface	✓	✓	✓
	TX 8B/10B Encoder	✓	✓	1
	TX Gearbox	✓	1	1
TX PCS	TX Buffer	✓	1	1
	TX Pattern Generator	✓	✓	1
	TX Polarity Control	✓	1	1
	TX Out-of-Band Signaling	1	1	1
	TX Reset FSM	✓		
	TX Configuration Driver	1	1	
TX PMA	TX Receiver Detect for PCI Express Designs	1	1	
	TX PISO	✓	1	

Table 2-25 lists the recommended resets for various situations.

Table 2-25: Recommended Resets for Common Situations

Situation	Components to be Reset	Recommended Reset <sup>(1)</sup>
After power up and configuration	CPLL/QPLL being used	CPLLPD, QPLL0/1RESET,
	Entire TX	GTTXRESET
After turning on a reference clock to the	CPLL/QPLL being used	CPLLPD, QPLL0/1RESET,
CPLL/QPLL being used	Entire TX	GTTXRESET



Table 2-25: Recommended Resets for Common Situations (Cont'd)

Situation	Components to be Reset	Recommended Reset <sup>(1)</sup>	
After changing the reference clock to the	CPLL/QPLL being used	CPLLPD, QPLL0/1RESET,	
CPLL/QPLL being used	Entire TX	GTTXRESET	
After assertion/deassertion of CPLLPD or	CPLL/QPLL being used	CPLLPD, QPLL0/1RESET,	
QPLLPD for the PLL being used	Entire TX	GTTXRESET	
After assertion/deassertion of TXPD[1:0]	Entire TX	GTTXRESET	
TX rate change	Entire TX	Reset performed automatically	
TX parallel clock source reset	TX PCS	TXPCSRESET	
After entering or exiting Far-End PMA loopback	Entire TX	GTTXRESET	

#### Notes:

## After Power-up and Configuration

The PLL being used and the entire GTH TX requires a reset after configuration. See GTH Transceiver TX Reset in Response to Completion of Configuration, page 65.

#### After Turning on a Reference Clock to the CPLL/QPLL Being Used

If the reference clock(s) changes or the GTH transceiver(s) are powered up after configuration, toggle GTTXRESET after the PLL fully completes its reset procedure.

# After Changing the Reference Clock to the CPLL/QPLL being used

Whenever the reference clock input to the PLL is changed, the PLL must be reset afterwards to ensure that it locks to the new frequency. Toggle GTTXRESET after the PLL fully completes its reset procedure.

# After Assertion/Deassertion of C/QPLLPD, for the PLL being used

When the CPLL or QPLL being used goes back to normal operation after power down, the PLL must be reset. Toggle GTTXRESET after the PLL fully completes its reset procedure.

# After Assertion/Deassertion of TXPD[1:0]

After the TXPD signal is deasserted, GTTXRESET must be toggled.

# TX Rate Change

When a rate change is performed using the TXRATE port and TXRATEMODE is set to 1 'b0, the required reset sequence is performed automatically. When TXRATEDONE is asserted, it

<sup>1.</sup> The recommended reset has the smallest impact on the other components of the GTH transceiver.



indicates that both a rate change and the necessary reset sequence have been applied and completed.

If the TX buffer is enabled, set the TXBUF\_RESET\_ON\_RATE\_CHANGE attribute to TRUE to allow the TX buffer to reset automatically after a rate change. If TX buffer bypass mode is used, alignment must be repeated after TXRATEDONE is asserted.

#### TX Parallel Clock Source Reset

The clocks driving TXUSRCLK and TXUSRCLK2 must be stable for correct operation. Toggle TXPCSRESET after the clock source re-locks.

If TX buffer bypass mode is used, alignment must be repeated after the completion of the reset procedure.

#### **RX Initialization and Reset**

The GTH transceiver RX uses a reset state machine to control the reset process. Due to its complexity, the GTH transceiver RX is partitioned into more reset regions than the GTH transceiver TX. The partition allows RX initialization and reset to be operated in either sequential mode or single mode as shown in Figure 2-24:

#### 1. RX in Sequential Mode

To initialize the GTH transceiver RX, GTRXRESET must be used in sequential mode. Activating the GTRXRESET input can automatically trigger a full asynchronous RX reset. The reset state machine executes the reset sequence as shown in Figure 2-24, covering the entire RX PMA and RX PCS. During normal operation, sequential mode also allows you to initiate a reset by activating any of these resets including RXPMARESET, RXDFELPMRESET, EYESCANRESET, RXPCSRESET, and RXBUFRESET, and continue the reset state machine until RXRESETDONE transitions from Low to High.

#### 2. RX in Single Mode

When the GTH transceiver RX is in single mode, RXPMARESET, RXDFELPMRESET, EYESCANRESET, RXPCSRESET, and RXBUFRESET in the reset sequence can be executed individually and independently without triggering a reset on other reset regions.

In either sequential mode or single mode, the RX reset state machine does not reset the PCS until RXUSERRDY goes High. Drive RXUSERRDY High after these conditions are met:

- 1. All clocks used by the application, including RXUSRCLK and RXUSRCLK2, are shown to be stable.
- 2. The user interface is ready to receive data from the GTH transceiver.






Figure 2-24: GTH Transceiver RX Reset State Machine Sequence

### **Ports and Attributes**

Table 2-26 lists the ports required by the GTH transceiver RX initialization process.

Table 2-26: RX Initialization and Reset Ports

Port	Dir	Clock Domain	Description
GTRXRESET	In	Async	This port is driven High and then deasserted to start the full channel RX reset sequence.
RXOSCALRESET	In	Async	Reserved. Use the recommended value from the Wizard.



Table 2-26: RX Initialization and Reset Ports (Cont'd)

Port	Dir	Clock Domain	Description	
RSOSINTDONE	Out	Async	Reserved. Use the recommended value from the Wizard.	
RXPMARESET	In	Async	This port is driven High and then deasserted to start RX PMA reset process. In single mode, activating RXPMARESET resets only the RX PMA blocks not including CDR and DFE. In sequential mode, activating RXPMARESET starts the RX reset process as shown in Figure 2-24 from RXPMARESET and followed by RXCDRPHASERESET, RXCDRFREQRESET, RXDFELPMRESET, EYESCANRESET, RXPCSRESET, and RXBUFRESET. Detailed coverage on sequential mode is listed in Table 2-28.	
RXCDRRESET	In	Async	Reserved. Tied Low.	
RXCDRFREQRESET	In	Async	Reserved. Tied Low.	
RXDFELPMRESET	In	Async	This port is driven High and then deasserted to start the DF reset process. In single mode, activating RXDFELPMRESET resets only the RX DFE circuits. In sequential mode, activatin RXDFELPMRESET starts the RX reset process as shown in Figure 2-24 from RXDFELPMRESET and followed by EYESCANRESET, RXPCSRESET, and RXBUFRESET. Detailed coverage in sequential mode is listed in Table 2-28.	
EYESCANRESET	In	Async	This port is driven High and then deasserted to start the EYESCAN reset process. In single mode, activating EYESCANRESET resets only the RX Eye Scan circuits. In sequential mode, activating EYESCANRESET starts the RX reset process as shown in Figure 2-24 from EYESCANRESET and followed by RXPCSRESET, and RXBUFRESET. Detailed coverage in sequential mode is listed in Table 2-28.	
RXPCSRESET	In	Async	This port is driven High and then deasserted to start the PCS reset process. In single mode, activating RXPCSRESET resets only the RX PCS circuits. In sequential mode, activating RXPCSRESET starts the RX reset process as shown in Figure 2-24 from RXPCSRESET and followed by RXBUFRESET. Detailed coverage in sequential mode is listed in Table 2-28. In both modes, RXPCSRESET does not start the reset process until RXUSERRDY is High.	
RXBUFRESET	In	Async	This port is driven High and then deasserted to start the RX elastic buffer reset process. In either single mode or sequential mode, activating RXBUFRESET resets the RX elastic buffer only.	
RXUSERRDY	In	Async	This port is driven High from your application when RXUSRCLK and RXUSRCLK2 are stable.	
RXRESETDONE	Out	RXUSRCLK2	When asserted, this active-High signal indicates the GTH transceiver RX has finished reset and is ready for use. In sequential mode, this port is driven Low when GTRXRESET is driven High. This signal is not driven High until RXUSERRDY goes High. In single mode, this port is driven Low when any of the RX resets are asserted. This signal is not asserted until all RX resets are deasserted and RXUSERRDY is asserted.	



Table 2-26: RX Initialization and Reset Ports (Cont'd)

Port	Dir	Clock Domain	Description
RXPMARESETDONE	Out	Async	This active-High signal indicates RX PMA reset is complete. This port is driven Low when GTRXRESET or RXPMARESET is asserted.
RXOOBRESET	In	Async	This port can be used to reset the OOB individually. Tie this port Low if the OOB function is not used or the OOB single reset is not required.
			RXOOBRESET is independent from the GTH transceiver RX reset state machine sequence as shown in Figure 2-24. Sequential mode and single mode do not apply to RXOOBRESET.
			Activating RXOOBRESET does not cause RXRESETDONE to transition from Low to High or High to Low.
RESETEXCEPTION	Out	Async	Reserved.
GTPOWERGOOD	Out	Async	Power good indicator. When this signal asserts High, the clock output from IBUFDS_GTE3/4 will be ready after a delay of 250 µs.
UltraScale+ FPGAs On	ıly		
RXCKCALDONE	Out	Async	Reserved.
RXCKCALRESET	In	Async	Reserved. Tied Low.
RXCKCALSTART[6:0]	In	Async	Reserved. Tied to 7 'b0000000.

Table 2-27 lists the attributes required by GTH transceiver RX initialization. In general cases, the reset time required by each reset on the RX datapath varies depending on line rate and function. The factors affecting each reset time are user-configurable attributes listed in Table 2-27.

Table 2-27: RX Initialization and Reset Attributes

Attribute	Туре	Description
RXOSCALRESET_TIME	5-bit Binary	Reserved. Use the recommended value from the Wizard. Must be a non-zero value when GTRXRESET is used to initiate the reset process.
RXOSCALRESET_TIMEOUT	5-bit Binary	Reserved. Use the recommended value from the Wizard. Set to zero for normal operation.
RXPMARESET_TIME	5-bit Binary	Reserved. Represents the time duration to apply the RX PMA reset. Use the recommended value from the Wizard. Must be a non-zero value when using GTRXRESET or RXPMARESET to initiate reset process.
RXCDRPHRESET_TIME	5-bit Binary	Reserved. Represents the time duration to apply RX CDR phase reset. Must be a non-zero value when using RXCDRRESET to initialize the reset process.



Table 2-27: RX Initialization and Reset Attributes (Cont'd)

Attribute	Туре	Description
RXCDRFREQRESET_TIME	5-bit Binary	Reserved. Represents the time duration to apply the RX CDRFREQ reset. Use the recommended value from the Wizard. Must be a non-zero value when using RXCDRFREQRESET to initiate the reset process.
RXDFELPMRESET_TIME	7-bit Binary	Reserved. Represents the time duration to apply the RX DFE reset. Use the recommended value from the Wizard. Must be a non-zero value when using RXDFELPMRESET to initiate the reset process.
RXISCANRESET_TIME	5-bit Binary	Reserved. Represents the time duration to apply the RX EYESCAN reset. Use the recommended value from the Wizard. Must be a non-zero value when using EYESCANRESET to initiate the reset process.
RXPCSRESET_TIME	5-bit Binary	Reserved. Represents the time duration to apply the RX PCS reset. Use the recommended value from the Wizard. Must be a non-zero value when using RXPCSRESET to initiate the reset process.
RXBUFRESET_TIME	5-bit Binary	Reserved. Represents the time duration to apply the RX BUFFER reset. Use the recommended value from the Wizard. Must be a non-zero value when using RXBUFRESET to initiate the reset process.
RX_PMA_POWER_SAVE	1-bit Binary	Reserved. Use the recommended value from the Wizard.
UltraScale+ FPGAs Only		
CKCAL1_CFG_0	16-bit Binary	Reserved. Use the recommended value from the Wizard.
CKCAL1_CFG_1	16-bit Binary	Reserved. Use the recommended value from the Wizard.
CKCAL1_CFG_2	16-bit Binary	Reserved. Use the recommended value from the Wizard.
CKCAL1_CFG_3	16-bit Binary	Reserved. Use the recommended value from the Wizard.
CKCAL2_CFG_0	16-bit Binary	Reserved. Use the recommended value from the Wizard.
CKCAL2_CFG_1	16-bit Binary	Reserved. Use the recommended value from the Wizard.
CKCAL2_CFG_2	16-bit Binary	Reserved. Use the recommended value from the Wizard.
CKCAL2_CFG_3	16-bit Binary	Reserved. Use the recommended value from the Wizard.
CKCAL2_CFG_4	16-bit Binary	Reserved. Use the recommended value from the Wizard.
CKCAL_RSVD0	16-bit Hex	Reserved. Use the recommended value from the Wizard.
CKCAL_RSVD1	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RXCKCAL1_IQ_LOOP_RST_CFG	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RXCKCAL1_I_LOOP_RST_CFG	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RXCKCAL1_Q_LOOP_RST_CFG	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RXCKCAL2_DX_LOOP_RST_CFG	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RXCKCAL2_D_LOOP_RST_CFG	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RXCKCAL2_S_LOOP_RST_CFG	16-bit Hex	Reserved. Use the recommended value from the Wizard.



Table 2-27: RX Initialization and Reset Attributes (Cont'd)

Attribute	Туре	Description
RXCKCAL2_X_LOOP_RST_CFG	16-bit Hex	Reserved. Use the recommended value from the Wizard.
SRSTMODE	1-bit Binary	Reserved. Use the recommended value from the Wizard.

# **GTH Transceiver RX Reset in Response to Completion of Configuration**

The RX reset sequence shown in Figure 2-24 is not automatically started to follow the global GSR.

These conditions must be met:

- 1. GTRESETSEL (in UltraScale FPGAs) or GTRXRESETSEL (in UltraScale+ FPGAs) must be driven Low to use the sequential mode.
- 2. GTRXRESET must be used.
- 3. All single reset inputs including RXPMARESET, RXCDRRESET, RXCDRFREQRESET, RXDFELPMRESET, EYESCANRESET, RXPCSRESET, and RXBUFRESET must be constantly held Low during the entire reset process before RXRESETDONE goes High.
- 4. GTRXRESET cannot be driven Low until the associated PLL is locked.
- 5. Ensure that GTPOWERGOOD is High before releasing C/QPLLRESET and GTRXRESET.

If the reset mode is defaulted to single mode, then you must:

- 1. Change reset mode to Sequential mode.
- 2. Wait another 300-500 ns.
- 3. Assert CPLLPD or QPLL0/1RESET and GTRXRESET following the reset sequence described in Figure 2-25.



**RECOMMENDED:** Use the associated PLLLOCK from either the CPLL or QPLL to release GTRXRESET from High to Low as shown in Figure 2-25. The RX reset state machine waits when GTRXRESET is High and starts the reset sequence until GTRXRESET is released Low.






Figure 2-25: GTH Receiver after Configuration

# **GTH Transceiver RX Reset in Response to GTRXRESET Pulse**

The GTH transceiver allows you to completely reset the entire GTH transceiver RX at any time when needed by sending GTRXRESET an active High pulse. All RX reset attributes listed in Table 2-26 can be set statically or reprogrammed through DRP ports to adjust the required reset time before applying GTRXRESET. These conditions must be met to use GTRXRESET:

- 1. GTRESETSEL (in UltraScale FPGAs) or GTRXRESETSEL (in UltraScale+ FPGAs) must be driven Low to use sequential mode.
- All reset inputs shown on the left of Figure 2-26 including RXPMARESET, RXCDRRESET, RXCDRFREQRESET, RXDFELPMRESET, EYESCANRESET, RXPCSRESET, and RXBUFRESET must be constantly driven Low during the entire reset process before RXRESETDONE is detected High.
- 3. The associated PLL must indicate locked.



**TIP:** The guideline for this asynchronous GTRXRESET pulse width is one period of the reference clock.






Figure 2-26: GTH Receiver Reset after GTRXRESET Pulse

# **GTH Transceiver RX Component Resets**

GTH transceiver RX component resets can operate in either sequential mode or single mode. They are primarily used for special cases. These resets are needed when only a specific subsection needs to be reset. Table 2-28 and Table 2-29 summarize all resets available to the GTH transceiver RX and components affected by them in both sequential mode and single mode. These resets are all asynchronous.

Table 2-28: RX Component Reset Coverage in Sequential Mode

	Functional Blocks	GTRX RESET	RXPMA RESET	RXDFE RESET	EYESCAN RESET	RXPCS RESET	RXBUF RESET
	RX Interconnect Logic Interface	1	1	1	1	1	
	RX Gearbox	1	1	✓	1	1	
	RX Status Control	1	1	✓	1	1	
	RX Elastic Buffer Delay Aligner	/	1	1	1	1	
RX PCS	RX 8B/10B Encoder	1	1	✓	1	1	
	RX Comma Detect and Alignment	/	1	1	1	1	
	RX Polarity	1	1	✓	1	1	
	PRBS Checker	1	1	✓	1	1	
	RX Elastic Buffer	1	1	1	1	1	1
	RX Reset FSM	1					



Table 2-28: RX Component Reset Coverage in Sequential Mode (Cont'd)

	Functional Blocks	GTRX RESET	RXPMA RESET	RXDFE RESET	EYESCAN RESET	RXPCS RESET	RXBUF RESET
	RX Analog Front End	1	✓				
	RX Out-of-Band Signaling	1	✓				
	RX SIPO	1	✓				
RX PMA	RX CDR Phase Path	1	1				
	RX CDR Frequency Path	1	1				
	RX DFE	1	1	✓			
	RX EYESCAN	1	1	✓	1		

Table 2-29: RX Component Reset Coverage in Single Mode

	Functional Blocks	GTRX RESET	RXPMA RESET	RXDFE RESET	EYESCAN RESET	RXPCS RESET	RXBUF RESET	RXOOB RESET
	RX Interconnect Logic Interface					1		
	RX Gearbox					✓		
	RX Status Control					✓		
	RX Delay Aligner					✓		
RX PCS	RX 8B/10B Encoder					✓		
KX PCS	RX Comma Detect and Alignment					1		
	RX Polarity					1		
	PRBS Checker					✓		
	RX Elastic Buffer						1	
	RX Reset FSM							
	RX Analog Front End		1					
	RX Out-of-Band Signaling		1					1
RX	RX SIPO		1					
PMA	RX CDR Phase Path							
	RX CDR Frequency Path							
	RX DFE			1				
	RX EYESCAN				1			

Table 2-30 lists the recommended resets for various situations.



Table 2-30: Recommended Resets for Common Situations

Situation	Components to be Reset	Recommended Reset <sup>(1)</sup>
After power up and configuration	CPLL/QPLL being used Entire RX	CPLLPD, QPLL0/1RESET, GTRXRESET
After turning on a reference clock to the CPLL/QPLL being used	CPLL/QPLL being used	CPLLPD, QPLL0/1RESET, GTRXRESET
After changing the reference clock to the CPLL/QPLL being used	Entire RX  CPLL/QPLL being used  Entire RX	CPLLPD, QPLL0/1RESET, GTRXRESET
After assertion/deassertion of CPLLPD or QPLLPD for the PLL being used	CPLL/QPLL being used Entire RX	CPLLPD, QPLL0/1RESET, GTRXRESET
After assertion/deassertion of RXPD[1:0]	Entire RX	GTRXRESET
RX rate change	Entire RX	GTRXRESET or reset sequence is performed automatically due to RXRATE. See RX Rate Change, page 80 for more information.
RX parallel clock source reset	RX PCS	RXPCSRESET
After remote power up	Entire RX	GTRXRESET
Electrical idle	Entire RX	Handled automatically with appropriate attribute settings
After connecting RXN/RXP <sup>(2)</sup>	Entire RX	GTRXRESET
After recovered clock becomes stable	RX Elastic Buffer	RXBUFRESET
After an RXBUFFER error	RX Elastic Buffer	RXBUFRESET
After changing channel bonding mode in real time	RX Elastic Buffer	RX elastic buffer is reset automatically after change in channel bonding mode by setting RXBUF_RESET_ON_CB_CHANGE to TRUE
After PRBS error	PRBS Error Counter	PRBSCNTRESET
After comma realignment	RX Elastic Buffer (optional)	RX elastic buffer is reset automatically after comma realignment by setting RXBUF_RESET_ON_COMMAALIGN to TRUE



Table 2-30: Recommended Resets for Common Situations (Cont'd)

Situation	Components to be Reset	Recommended Reset <sup>(1)</sup>
After entering or exiting Near-End PMA loopback	Entire RX	GTRXRESET

### Notes:

- 1. The recommended reset has the smallest impact on the other components of the GTH transceiver.
- 2. It is assumed that RXN/RXP are connected simultaneously.

### After Power-up and Configuration

The PLL being used and the entire GTH RX requires a reset after configuration. See GTH Transceiver RX Reset in Response to Completion of Configuration, page 75.

### After Turning on a Reference Clock to the CPLL/QPLL0/1 Being Used

If the reference clock(s) changes or GTH transceiver(s) are powered up after configuration, toggle GTRXRESET after the PLL fully completes its reset procedure.

### After Changing the Reference Clock to the CPLL/QPLL0/1 Being Used

Whenever the reference clock input to the PLL is changed, the PLL must be reset afterwards to ensure that it locks to the new frequency. Toggle GTRXRESET after the PLL fully completes its reset procedure.

# After Assertion/Deassertion of CPLLPD or QPLL0/1PD for the PLL Being Used

When the CPLL or QPLL being used goes back to normal operation after power down, the PLL must be reset. Toggle GTRXRESET after the PLL fully completes its reset procedure.

# After Assertion/Deassertion of RXPD[1:0]

After the RXPD signal is deasserted, GTRXRESET must be toggled.

### RX Rate Change

In most cases, in addition to changing the output divider, an RX rate change requires changing the RX CDR loop filter settings via DRP. After writing in the proper RX CDR loop filter setting and updating the RX\_OUTDIV attribute via DRP, the RX must be reset by toggling the GTRXRESET port. In cases where the CDR loop filter does not need to be updated via DRP, rate change can be performed using the RXRATE port with RXRATEMODE set to 1 'b0. As a result, the required reset sequence is performed automatically. RXRATEDONE being asserted in response to RXRATE indicates that both rate change and the necessary reset sequence have been applied and completed.



If the RX buffer is enabled, set the RXBUF\_RESET\_ON\_RATE\_CHANGE attribute to TRUE to allow the RX buffer to reset automatically after a rate change. If RX buffer bypass mode is used, alignment must be repeated after RXRATEDONE is asserted.

### RX Parallel Clock Source Reset

The clocks driving RXUSRCLK and RXUSRCLK2 must be stable for correct operation. Toggle RXPCSRESET after the clock source re-locks. If RX buffer bypass mode is used, alignment must be repeated after the completion of the reset procedure.

### After Remote Power-Up

If the source of incoming data is powered up after the GTH transceiver that is receiving its data has begun operating, the RX side must be reset to ensure a clean lock to the incoming data.

### Electrical Idle Reset

For protocols that support OOB and electrical idle, when the differential voltage of the RX input to the transceiver drops to OOB or electrical idle levels, the RX CDR is managed automatically when the attributes associated with electrical idle are set to appropriate values. Use the recommended values from the Wizard.

### After Connecting RXN/RXP

When the RX data to the GTH transceiver comes from a connector that can be plugged in and unplugged, the RX side must be reset when the data source is plugged in to ensure that it can lock to incoming data.

# After Recovered Clock Becomes Stable

Depending on the design of the clocking scheme, it is possible for the RX reset sequence to be completed before the CDR is locked to the incoming data. In this case, the recovered clock might not be stable when RXRESETDONE is asserted.

When the RX buffer is used, RXBUFRESET should be triggered after the recovered clock becomes stable. When RX buffer bypass is used, the alignment procedure should not start until the recovered clock becomes stable.

Refer to the UltraScale device data sheets [Ref 6] for successful CDR lock-to-data criteria.

# After an RX Elastic Buffer Error

After an RX elastic buffer overflow or underflow, the RX elastic buffer must be reset using RXBUFRESET to ensure correct behavior.





### After Changing Channel Bonding Mode During Run Time

When set to TRUE, RXBUF\_RESET\_ON\_CB\_CHANGE enables automatic reset of the RX elastic buffer when RXCHANBONDMASTER, RXCHANBONDSLAVE, or RXCHANBONDLEVEL change.

### After a PRBS Error

PRBSCNTRESET is asserted to reset the PRBS error counter.

### After Comma Realignment

When set to TRUE, RXBUF\_RESET\_ON\_COMMAALIGN enables automatic reset of the RX elastic buffer during comma realignment.

# **Power Down**

# **Functional Description**

The GTH transceiver supports a range of power-down modes. These modes support both generic power management capabilities as well as those defined in the PCI Express and SATA standards.

The GTH transceiver offers different levels of power control. Each channel in each direction can be powered down separately using TXPD and RXPD. The CPLLPD port directly affects the Channel PLL while the QPLL0/1PD port directly affects the Quad PLL0/1.

### **Ports and Attributes**

Table 2-31 defines the power-down ports.

Table 2-31: Power-Down Ports

Port	Dir	Clock Domain	Description
CPLLPD	In	Async	This active-High signal powers down the Channel PLL.
QPLL0PD/QPLL1PD	In	Async	This active-High signal powers down the Quad PLL0/1.
RXPD[1:0]	In	Async	Powers down the RX lane according to the PCI Express PIPE protocol encoding.
			00: P0 (normal operation)
			01: P0s (low recovery time power down)
			10: P1 (longer recovery time)
			11: P2 (lowest power state)



Table 2-31: Power-Down Ports (Cont'd)

Port	Dir	Clock Domain	Description
TXPD[1:0]	In	TXUSRCLK2 (TXPDELECIDLEMODE	Powers down the TX lane according to the PCI Express PIPE protocol encoding.
		makes this port asynchronous)	00: P0 (normal operation)
			01: P0s (low recovery time power down)
			10: P1 (longer recovery time; Receiver Detection still on)
			11: P2 (lowest power state)
			Attributes can control the transition times between these power-down states.
TXPDELECIDLEMODE	In	Async	Determines if TXELECIDLE and TXPD should be treated as synchronous or asynchronous signals.
TXPHDLYPD	In	Async	TX phase and delay alignment circuit power down. It is set to 1 'b0 in TX buffer bypass mode.
			0: Power up the TX phase and delay alignment circuit.
			1: Power down the TX phase and delay alignment circuit.
RXPHDLYPD	In	Async	RX phase and delay alignment circuit power down. It is set to 1 'b0 in RX buffer bypass mode.
		0: Power up the RX phase and delay alignment circuit.	
			1: Power down the RX phase and delay alignment circuit.

Table 2-32 defines the power-down attributes.

Table 2-32: Power-Down Attributes

Attribute	Туре	Description
PD_TRANS_TIME_FROM_P2	12-bit Hex	Counter settings for programmable transition time from P2 state for PCIe. Use the recommended value from the Wizard.
PD_TRANS_TIME_NONE_P2	8-bit Hex	Counter settings for programmable transition time to/from all states except P2 for PCIe. Use the recommended value from the Wizard.
PD_TRANS_TIME_TO_P2	8-bit Hex	Counter settings for programmable transition time to P2 state for PCIe. Use the recommended value from the Wizard.



Table 2-32: Power-Down Attributes (Cont'd)

Attribute	Туре	Description
TRANS_TIME_RATE	8-bit Hex	Counter settings for programmable transition time when the rate is changed using the [TX/RX]RATE pins for all protocols including the PCIe protocol (Gen2/Gen1 data rates). Use the recommended value from the Wizard.
RX_CLKMUX_EN	1-bit Binary	Use the recommended value from the Wizard.
TX_CLKMUX_EN	1-bit Binary	Use the recommended value from the Wizard.

# **Generic Power-Down Capabilities**

The GTH transceiver provides several power-down features that can be used in a wide variety of applications. Table 2-33 summarizes these capabilities.

Table 2-33: Basic Power-Down Functions Summary

Function	Controlled By	Affects
Quad PLL0 Control/ Quad PLL1 Control	QPLL0/1PD	Powers down the Quad PLL0/1.
Channel PLL Control	CPLLPD	Powers down the Channel PLL.
TX Power Control	TXPD[1:0]	The TX of the GTH transceiver.
RX Power Control	RXPD[1:0]	The RX of the GTH transceiver.

# Powering Up/Down Multiple Lanes and Quads

Powering up/down multiple lanes in a Quad or multiple Quads affects the power supply regulation circuit (see Power Up/Down and Reset on Multiple Lanes, page 330).

### **PLL Power Down**

To activate the Quad PLL0/1 power-down mode, the active-High QPLL0/1PD signal is asserted. Similarly, to activate the Channel PLL power-down mode, the active-High CPLLPD signal is asserted. When either QPLL0/1PD or CPLLPD is asserted, the corresponding PLL is powered down. As a result, all clocks derived from the respective PLL are stopped.

Recovery from this power state is indicated by the assertion of the corresponding PLL lock signal that is either the QPLL0/1LOCK signal of the Quad PLL0/1 or the CPLLLOCK signal of the GTH transceiver of the respective channel. During initial configuration and power-up, it is recommended that the CPLL be powered down using the CPLLPD port until the reference clock edges are detected and operating at the correct frequency.



### TX and RX Power Down

When the TX and RX power control signals are used in non PCI Express implementations, TXPD and RXPD can be used independently. Also, when these interfaces are used in non PCI Express applications, only two power states are supported, as shown in Table 2-34. When using this power-down mechanism, these must be true:

- TXPD[1] and TXPD[0] are connected together.
- RXPD[1] and RXPD[0] are connected together.
- TXDETECTRX must be strapped Low.
- TXELECIDLE must be strapped to TXPD[1] and TXPD[0].

Table 2-34: TX and RX Power States for Operation that are not for PCI Express Designs

TXPD[1:0] or RXPD[1:0]	Description		
00	Normal mode. Transceiver TX or RX is active sending or receiving data.		
11	Power-down mode. Transceiver TX or RX is idle.		

Power savings can be achieved by asserting the TXPD and RXPD ports High and setting TX\_CLKMUX\_EN and RX\_CLKMUX\_EN to 1 'b0.

# Loopback

# **Functional Description**

Loopback modes are specialized configurations of the transceiver datapath where the traffic stream is folded back to the source. Typically, a specific traffic pattern is transmitted and then compared to check for errors. Figure 2-27 illustrates a loopback test configuration with four different loopback modes.



# Test Logic Near-End GTH Far-End GTH Traffic Checker Traffic Generator

Figure 2-27: Loopback Testing Overview

Loopback test modes fall into two broad categories:

- Near-end loopback modes loop transmit data back in the transceiver closest to the traffic generator. A GTRXRESET is required after entering and exiting near-end PMA loopback.
- Far-end loopback modes loop received data back in the transceiver at the far end of the link.

Loopback testing can be used either during development or in deployed equipment for fault isolation. The traffic patterns used can be either application traffic patterns or specialized pseudo-random bit sequences. Each GTH transceiver has a built-in PRBS generator and checker.

Each GTH transceiver features several loopback modes to facilitate testing:

Near-end PCS Loopback (path 1 in Figure 2-27)

The RX elastic buffer must be enabled and RX\_XCLK\_SEL must be set to RXDES for near-end PCS loopback to function properly. While in near-end PCS loopback, the RX XCLK domain is clocked by the TX PMA parallel clock (TX XCLK). If the RXOUTCLK is used to clock interconnect logic and RXOUTCLKSEL is set to RXOUTCLKPMA during normal operation, one of these two items must be changed when placing the GTH transceiver into near-end PCS loopback:

- Set RXOUTCLKSEL to select RXOUTCLKPCS, or
- Set RXCDRHOLD = 1 'b1
- Near-end PMA Loopback (path 2 in Figure 2-27)

A GTRXRESET is required after entering or exiting near-end PMA loopback.



Far-end PMA Loopback (path 3 in Figure 2-27)

The TX buffer must be enabled and TX\_XCLK\_SEL must be set to TXOUT for far-end PMA loopback to function properly. While in far-end PMA loopback, the write side of the TX buffer is clocked by the RX PMA parallel clock (RX XCLK). The TX phase interpolator PPM controller must be disabled by setting the TXPIPPMEN port to 1 'b0 and TXPIPPMSEL port to 1 'b0. A GTTXRESET is required after entering or exiting far-end PMA loopback. When using the far-end PMA loopback, the TX async gearbox can't be used at the same time and TXGEARBOX\_EN should be set to 1 'b0.

• Far-end PCS Loopback (path 4 in Figure 2-27)

If clock correction is not used, a transceiver in far-end PCS loopback must use the same reference clock used by the transceiver that is the source of the loopback data. Regardless of whether or not clock correction is used, the TXUSRCLK and RXUSRCLK ports must be driven by the same clocking resource (BUFG\_GT). Far-end PCS loopback is not supported when both or either gearboxes in the channel are enabled.

### **Ports and Attributes**

Table 2-35 defines the loopback ports.

Table 2-35: Loopback Ports

Port	Dir	Clock Domain	Description
LOOPBACK[2:0]	In	Async	000: Normal operation
			001: Near-end PCS Loopback
			010: Near-end PMA Loopback
			011: Reserved
			100: Far-end PMA Loopback
			101: Reserved
			110: Far-end PCS Loopback

There are no loopback attributes in UltraScale FPGAs. Table 2-36 defines the loopback attributes in UltraScale+ FPGAs.

**Table 2-36:** Loopback Attributes

Attribute	Туре	Description		
LPBK_BIAS_CTRL	3-bit Binary	Reserved. Use the recommended value from the Wizard.		
LPBK_EN_RCAL_B	1-bit Binary	Reserved. Use the recommended value from the Wizard.		
LPBK_EXT_RCAL	4-bit Binary	Reserved. Use the recommended value from the Wizard.		
LPBK_IND_CTRL0	3-bit Binary	Reserved. Use the recommended value from the Wizard.		
LPBK_IND_CTRL1	3-bit Binary	Reserved. Use the recommended value from the Wizard.		



Table 2-36: Loopback Attributes (Cont'd)

Attribute	Type	Description	
LPBK_IND_CTRL2	3-bit Binary	Reserved. Use the recommended value from the Wizard.	
LPBK_RG_CTRL	4-bit Binary	Reserved. Use the recommended value from the Wizard.	

# **Dynamic Reconfiguration Port**

# **Functional Description**

The dynamic reconfiguration port (DRP) allows the dynamic change of parameters of the GTHE3/4\_CHANNEL and GTHE3/4\_COMMON primitives. The DRP interface is a processor-friendly synchronous interface with an address bus (DRPADDR) and separated data buses for reading (DRPDO) and writing (DRPDI) configuration data to the primitives. An enable signal (DRPEN), a read/write signal (DRPWE), and a ready/valid signal (DRPRDY) are the control signals that implement read and write operations, indicate operation completion, or indicate the availability of data.

### **Ports and Attributes**

Table 2-37 shows the DRP related ports for GTHE3/4\_CHANNEL.

Table 2-37: DRP Ports of GTHE3/4\_CHANNEL

Port	Dir	Clock Domain	Description
DRPADDR[8:0]	In	DRPCLK	UltraScale FPGAs only:
			DRP address bus.
DRPADDR[9:0]	In	DRPCLK	UltraScale+ FPGAs only:
			DRP address bus.
DRPCLK	In	N/A	DRP interface clock.
DRPEN	In	DRPCLK	DRP enable signal.
			0: No read or write operation performed.
			1: Enables a read or write operation.
			For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only. See Figure 2-28 for correct operation.
			For read operations, DRPEN should be driven High for one DRPCLK cycle only. See Figure 2-29 for correct operation.
DRPDI[15:0]	In	DRPCLK	Data bus for writing configuration data from the interconnect logic resources to the transceiver.



Table 2-37: DRP Ports of GTHE3/4\_CHANNEL (Cont'd)

Port	Dir	Clock Domain	Description
DRPRDY	Out	DRPCLK	Indicates operation is complete for write operations and data is valid for read operations.
			If writing or reading a R/W register, DRPRDY asserts six DRPCLK cycles after initiating a DRP transaction. For read-only registers, the number of DRPCLK cycles for DRPRDY assertion depends on the relationship between the DRPCLK frequency and USRCLK frequency. For read-only registers, if a DRPRDY is not seen within 500 DRPCLK cycles after initiating a DRP transaction, reset the DRP interface using the port PCSRSVDIN[2] if using UltraScale FPGAs. For UltraScale+ FPGAs, use the DRPRST port to reset the DRP interface.
DRPDO[15:0]	Out	DRPCLK	Data bus for reading configuration data from the GTH transceiver to the interconnect logic resources.
DRPWE	In	DRPCLK	DRP write enable.
			0: Read operation when DRPEN is 1.
			1: Write operation when DRPEN is 1.
			For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only. See Figure 2-28 for correct operation.
PCSRSVDIN[2]	In	Async	UltraScale FPGAs only:
			DRP reset. Reading read-only registers while the XCLK is not toggling (e.g., during reset or change of reference clocks) causes the DRP to not return a DRPRDY signal and prevent further DRP transactions. In such an event, PCSRSVDIN[2] must be pulsed to reset the DRP interface before initiating further DRP transactions.
DRPRST	In	DRPCLK	UltraScale+ FPGAs only:
			DRP reset. Reading read-only registers while the XCLK is not toggling (e.g., during reset or change of reference clocks) causes the DRP to not return a DRPRDY signal and prevent further DRP transactions. In such an event, DRPRST must be pulsed to reset the DRP interface before initiating further DRP transactions.

Table 2-38 shows the DRP related ports for GTHE3/4\_COMMON.



Table 2-38: DRP Ports of GTHE3/4\_COMMON

Port	Dir	Clock Domain	Description	
DRPADDR[8:0]	In	DRPCLK	UltraScale FPGAs only:	
			DRP address bus.	
DRPADDR[15:0]	In	DRPCLK	UltraScale+ FPGAs only:	
			DRP address bus.	
DRPCLK	In	N/A	DRP interface clock.	
DRPEN	In	DRPCLK	DRP enable signal.	
			0: No read or write operation performed.	
l			1: Enables a read or write operation.	
			For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only. See Figure 2-28 for correct operation.	
			For read operations, DRPEN should be driven High for one DRPCLK cycle only. See Figure 2-29 for correct operation.	
DRPDI[15:0]	In	DRPCLK	Data bus for writing configuration data from the interconnect logic resources to the transceiver.	
DRPRDY	Out	DRPCLK	Indicates operation is complete for write operations and data is valid for read operations.	
			If writing or reading a read/write register, DRPRDY asserts six to seven DRPCLK cycles after initiating a DRP transaction.	
DRPDO[15:0]	Out	DRPCLK	Data bus for reading configuration data from the GTH transceiver to the interconnect logic resources.	
DRPWE	In	DRPCLK	DRP write enable.	
			0: Read operation when DRPEN is 1.	
			1: Write operation when DRPEN is 1.	
			For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only. See Figure 2-28 for correct operation.	



# **Usage Model**

### Write Operation

Figure 2-28 shows the DRP write operation timing. New DRP operation can be initiated when DRPRDY is asserted.




Figure 2-28: DRP Write Timing

# **Read Operation**

Figure 2-29 shows the DRP read operation timing. New DRP operation can be initiated when DRPRDY is asserted.




Figure 2-29: DRP Read Timing



# **Digital Monitor**

# **Functional Description**

The two receiver modes (LPM and DFE) use an adaptive algorithm in optimizing a link. The digital monitor provides visibility into the current state of these adaptation loops. Digital monitor requires a clock; DRPCLK or RXUSRCLK2 can be used for this. The attributes RXDFE\_CFG1 or RXLPM\_CFG select the adaptation loops monitored on the DMONITOROUT port. The output port DMONITOROUT contains the current code(s) for a selected loop. A loop has three steady-states: min, max, or dithering.

### **Ports and Attributes**

Table 2-39 shows the GTH digital monitor ports.

**Table 2-39: Digital Monitor Ports** 

Port	Dir	Clock Domain	Description
DMONITOROUT[16:0]	Out	Async/ local clock	UltraScale FPGAs only: Digital monitor output bus: [16]: Internal clock adaptation loops [6:0]: RXDFEOS, RXDFEVP, RXDFEUT, RXLPMOS [6:2]: RXDFEKL [5:0]: RXDFETAP2, RXDFETAP3 [4:0]: RXDFEAGC, RXDFETAP4, RXDFETAP5, RXDFETAP6, RXDFETAP7, RXDFETAP8, RXDFETAP9, RXDFETAP9, RXDFETAPB, RXLPMAGC, RXLPMKH, RXLPMKL
DMONITOROUT[15:0]	ONITOROUT[15:0] Out Async/ local clock		UltraScale+ FPGAs only: Digital monitor output bus: [6:0]: RXDFEOS, RXDFEVP, RXDFEUT, RXLPMOS [6:2]: RXDFEKL, RXLPMKH, RXLPMKL [6:1]: RXDFETAP2, RXDFETAP3 [4:0]: RXDFEAGC, RXDFETAP4, RXDFETAP5, RXDFETAP6, RXDFETAP7, RXDFETAP8, RXDFETAP9, RXDFETAPA, RXDFETAPB, RXDFETAPC, RXDFETAPD, RXDFETAPE, RXDFETAPF, RXLPMAGC
DMONITORCLK	In	Async	Digital monitor clock.
DMONFIFORESET	In	Async	Reserved. Tie to GND.
DMONITOROUTCLK	Out	Async	UltraScale+ FPGAs only: Internal clock from adaptation loops.



Table 2-40 shows the GTH digital monitor attributes.

**Table 2-40: Digital Monitor Attributes** 

Attribute	Туре	Description
ADAPT_CFG1[15:0]	Hex	For UltraScale FPGAs:
		[15:13]: Reserved.
		[12:8]: Select DFE or LPM adaptation:
		∘ 5'b00010: <b>LPM</b>
		∘ 5'b00000: <b>DFE</b>
		[7:0]: Reserved.
		For UltraScale+ FPGAs:
		[15]: Set to 1 'b1 when monitoring adaptation loops.
		[14:2]: Reserved.
		[1]: Set to 1 ' b0 when monitoring adaptation loops.
		[0]: Reserved.



Table 2-40: Digital Monitor Attributes (Cont'd)

Attribute	Туре	Description				
RXDFE_CFG1[15:0]	Hex	[15:6]: Reserved				
		[5]: Set to 1'b1 w 1'b0.	hen monitoring [	OFE adaptation loops	, otherwise set to	
		[4:0]: Select DFE a	daptation loop:			
		RXDFE_CFG1[4:0] UltraScale+ FPGAs	RXDFE_CFG1[4:0] UltraScale FPGAs	Select Line for DFE Adaptation	Code Mapping Rang	
		5'b00000	5'b00000	RXDFEOS: Base line wander cancellation	7'd0: min (neg) 7'd63: neutral	
				7-bit signed with double neutral	7'd64: neutral 7'd127: max (pos)	
		5'b00001	5'b00001	RXDFEKL: DFE low-frequency gain	5'd0: min 5'd31: max	
		5'b00010	N/A	RXDFEKH: DFE high-frequency gain	5'd0: min 5'd31: max	
		5'b00011	5'b00010	RXDFEVP: DFE voltage peak	7'd0: min 7'd127: max	
		5'b00100	5'b00011	RXDFEUT: DFE tap 1	7'd0: min 7'd127: max	
		5'b00101	5'b00100	RXDFEAGC: DFE AGC frequency gain	5'd0: min 5'd31: max	
		5'b00110	5'b00101	RXDFETAP2: DFE tap 2	6'd0: min 6'd63: max	
		5'b00111	5'b00110	RXDFETAP3: DFE tap 3 6-bit signed with double neutral	6'd0: min (neg) 6'd31: neutral 6'd32: neutral 6'd63: max (pos)	
		5'b01000	5'b00111	RXDFETAP4: DFE tap 4 5-bit signed with double neutral	5'd0: min (neg) 5'd15: neutral 5'd16: neutral 5'd31: max (pos)	
		5'b01001	5'b01000	RXDFETAP5: DFE tap 5 5-bit signed with double neutral	5'd0: min (neg) 5'd15: neutral 5'd16: neutral 5'd31: max (pos)	
		5'b01010	5'b01001	RXDFETAP6: DFE tap 6 5-bit signed with double neutral	5'd0: min (neg) 5'd15: neutral 5'd16: neutral 5'd31: max (pos)	
		5'b01011	5'b01010	RXDFETAP7: DFE tap 7 5-bit signed with double neutral	5'd0: min (neg) 5'd15: neutral 5'd16: neutral 5'd31: max (pos)	



Table 2-40: Digital Monitor Attributes (Cont'd)

Attribute	Type		De	scription									
RXDFE_CFG1[15:0] (Cont'd)	Hex	[4:0]: Select DFE adaptation loop:											
(Cont d)		RXDFE_CFG1[4:0] UltraScale FPGAs	RXDFE_CFG1[4:0] UltraScale+ FPGAs	Select Line for DFE Adaptation	Code Mapping Range								
		5'001100	5'b01011	RXDFETAP8: DFE tap 8 5-bit signed with double neutral	5'd0: min (neg) 5'd15: neutral 5'd16: neutral 5'd31: max (pos)								
		5'b01101	5'b01100	RXDFETAP9: DFE tap 9 5-bit signed with double neutral	5 ' d0: min (neg) 5 ' d15: neutral 5 ' d16: neutral 5 ' d31: max (pos)								
		5'b01110	5'b01101	RXDFETAPA: DFE tap A 5-bit signed with double neutral	5'd0: min (neg) 5'd15: neutral 5'd16: neutral 5'd31: max (pos)								
		5'b01111	5'b01110	RXDFETAPB: DFE tap B 5-bit signed with double neutral	5 ' d0: min (neg) 5 ' d15: neutral 5 ' d16: neutral 5 ' d31: max (pos)								
		5'b10000	N/A	RXDFETAPC: DFE tap C 5-bit signed with double neutral	5'd15: neutral 5'd16: neutral 5'd31: max (pos)								
		5'b10001	N/A	RXDFETAPD: DFE tap D 5-bit signed with double neutral	5'd15: neutral 5'd16: neutral 5'd31: max (pos)								
		5'b10010	N/A	RXDFETAPE: DFE tap E 5-bit signed with double neutral	5'd0: min (neg) 5'd15: neutral 5'd16: neutral 5'd31: max (pos)								
		5'b10011	N/A	RXDFETAPF: DFE tap F 5-bit signed with double neutral	5'd0: min (neg) 5'd15: neutral 5'd16: neutral 5'd31: max (pos)								



Table 2-40: Digital Monitor Attributes (Cont'd)

Attribute	Туре	Description										
RXLPM_CFG[15:0]	Hex	[15:6]: Reserved.										
		[5]: Set to 1'b1 when monitoring LPM adaptation loops, otherwise set to 1'b0.										
		[4:3]: Select LPM add	[4:3]: Select LPM adaptation loop:									
		RXLPM_CFG[4:3]	Select line for LPM adaptation	Code Mapping Range								
		2'b00	RXLPMKH: LPM	5'd0: min								
			high-frequency gain	5'd31: max								
		2'b01	RXLPMKL: LPM low-frequency	5'd0: min								
			gain	5'd31: max								
		2'b10	RXLPMOS: Base line wander	7'd0: min (neg)								
			cancellation	7'd63: neutral								
			7 bits signed with double neutral	7'd64: neutral								
			Heatrai	7'd127: max (pos)								
		2'b11	RXLPMAGC: LPM automatic	5'd0: min								
			gain control (AGC) frequency gain	5'd31: max								
		[2:0]: Reserved.										
DMONITOR_CFG1[7:0]	Hex	[7:1]: Reserved.										
		[0]: Enable digital m	onitor.									

### **Use Mode**

Reading loop values out of DMONITOR requires a clock on input port DMONITORCLK, change adaptation loop select through the DRP, and monitor output DMONITOROUT. Set attributes DMONITOR\_CFG1, RXLPM\_CFG, RXDFE\_CFG1, and ADAPT\_CFG1 via the DRP port to enable the digital monitor and select the appropriate loop for monitoring. The DRP locations of the attributes are:

 $0x003A[15:8] = DMONITOR_CFG1[7:0]$ 

 $0x0032[15:0] = RXLPM\_CFG[15:0]$ 

 $0x0054[15:0] = RXDFE\_CFG1[15:0]$ 

 $0x0092[15:0] = ADAPT_CFG1[15:0]$ 

The output of the digital monitor can be observed on port DMONITOROUT. The signals from the digital monitor are LSB aligned and asynchronous.



### **Capturing the Digital Monitor Output**

The DMONITOROUT signals change slowly in comparison to RXUSRCLK2. One way to capture the DMONIOTROUT output is described here.

```
reg [7:0] compare1, compare2, dmonitorout_sync;
always@ (posedge RXUSRCLK2)
begin
    if (reset)
    begin
         compare1 <= 8'd0;</pre>
         compare2 <= 8'd0;</pre>
         dmonitorout_sync <= 8'd0;</pre>
    end
    else
    begin
         compare1 <= DMONITOROUT[7:0];</pre>
         compare2 <= compare1;</pre>
         if (compare1 == compare2)
             dmonitorout_sync <= compare2;</pre>
         else
             dmonitorout_sync <= dmonitorout_sync;</pre>
         end //else
end //always
```

Any method that captures the information successfully is valid.

### Capturing the Digital Monitor Output through Software

The dmonitorout\_sync described in the Verilog code in the section above can be mapped into host processor memory to capture digital monitor output. The channel DRP port can be mapped into host processor memory to select the adaptation loop to be monitored. Example C code for UltraScale FPGAs is provided below as an illustration. The drpread and drpwrite functions are DRP operations described in Usage Model, page 91. The captureDMON function reads the dmonitorout\_sync register described in the Verilog code in the section above.



```
// Read/Modify/Write DMONITOR_CFG1[0]
temp = drpread(0x003A);
drpwrite(0x003A, (temp & 0xFEFF) | 0x0100);
// Read Digital Monitor as often as required
while(!done) {
// LPM Mode Only
// DFE monitor disable
drpwrite(0x0054, 0x0000);
// Read/Modify/Write ADAPT_CFG1[12:8]
temp = drpread(0x0092);
drpwrite(0x0092, (temp & 0xE0FF) | 0x0000);
// LPM Mode Only: RXLPMHF
drpwrite(0x0032, 0x0020);
captureDMON(6, 2);
// LPM Mode Only: RXLPMLF
drpwrite(0x0032, 0x0028);
captureDMON(6, 2);
// LPM Mode Only: RXLPMOS
drpwrite(0x0032, 0x0030);
captureDMON(6, 0);
// LPM Mode Only: RXLPMAGC
drpwrite(0x0032, 0x0038);
captureDMON(4, 0);
// DFE Mode Only
//LPM monitor disable
drpwrite(0x0032, 0x0000);
// Read/Modify/Write ADAPT_CFG1[12:8]
temp = drpread(0x0092);
drpwrite(0x0092, (temp & 0xE0FF) | 0x0200);
// DFE Mode Only: RXDFEOS
drpwrite(0x0054, 0x0020);
captureDMON(6, 0);
// DFE Mode Only: RXDFEKL
drpwrite(0x0054, 0x0021);
captureDMON(6, 2);
// DFE Mode Only: RXDFEVP
drpwrite(0x0054, 0x0022);
captureDMON(6, 0);
```



```
// DFE Mode Only: RXDFEUT
drpwrite(0x0054, 0x0023);
captureDMON(6, 0);
// DFE Mode Only: RXDFEAGC
drpwrite(0x0054, 0x0024);
captureDMON(4, 0);
// DFE Mode Only: RXDFETAP2
drpwrite(0x0054, 0x0025);
captureDMON(5, 0);
// DFE Mode Only: RXDFETAP3
drpwrite(0x0054, 0x0026);
captureDMON(4, 0);
// DFE Mode Only: RXDFETAP4
drpwrite(0x0054, 0x0027);
captureDMON(4, 0);
// DFE Mode Only: RXDFETAP5
drpwrite(0x0054, 0x0028);
captureDMON(4, 0);
// DFE Mode Only: RXDFETAP6
drpwrite(0x0054, 0x0029);
captureDMON(4, 0);
// DFE Mode Only: RXDFETAP7
drpwrite(0x0054, 0x002A);
captureDMON(4, 0);
// DFE Mode Only: RXDFETAP8
drpwrite(0x0054, 0x002B);
captureDMON(4, 0);
// DFE Mode Only: RXDFETAP9
drpwrite(0x0054, 0x002C);
captureDMON(4, 0);
// DFE Mode Only: RXDFETAPA
drpwrite(0x0054, 0x002D);
captureDMON(4, 0);
// DFE Mode Only: RXDFETAPB
drpwrite(0x0054, 0x002E);
captureDMON(4, 0);
}
```



### Interpreting the Digital Monitor Output

```
RXDFEOS[6:0] = DMONITOROUT[6:0]
7'd0 = - Full Scale
7'd63,7'd64 = 0
7'd127 = + Full Scale
RXDFEKL[4:0] = DMONITOROUT[6:2]
5'd0 = 0
5'd31 = Full Scale
RXDFEVP[6:0] = RXDFEUT[6:0] = DMONITOROUT[6:0]
7'd0 = 0
7'd127 = Full Scale
RXDFEAGC[4:0] = DMONITOROUT[4:0]
5'd0 = 0
5'd31 = Full Scale
RXDFETAP2[5:0] = DMONITOROUT[5:0]
6'd0 = 0
6'd63 = Full Scale
RXDFETAP3[5:0] = DMONITOROUT[5:0]
7'd0 = - Full Scale
7'd31,7'd32 = 0
7'd63 = + Full Scale
RXDFETAP4[4:0] = RXDFETAP5[4:0] = RXDFETAP6[4:0] = RXDFETAP7[4:0] = RXDFETAP8[4:0] =
RXDFETAP9[4:0] = RXDFETAPA[4:0] = RXDFETAPB[4:0] = DMONITOROUT[4:0]
7'd0 = - Full Scale
7'd15,7'd16 = 0
7'd31 = + Full Scale
RXLPMKH [4:0] = RXLPMKL [4:0] = DMONITOROUT[6:2]
5'd0 = 0
5'd31 = Full Scale
RXLPMOS[6:0] = DMONITOROUT[6:0]
7'd0 = - Full Scale
7'd63,7'd64 = 0
7'd127 = + Full Scale
RXLPMAGC[4:0] = DMONITOROUT[4:0]
5'd0 = 0
5'd31 = Full Scale
```



### Capturing the Digital Monitor Output through IBERT

To manually read back a particular DFE or LPM loop through the digital monitor while using the IBERT instead of example designs generated by the Wizard, the MicroBlaze™ processor inside the IBERT needs to be stopped first because it continuously loops through all loops inside the transceiver. The following attributes also need to be set accordingly when trying to read DFE/LPM loops manually in the IBERT.

For GTH transceivers in UltraScale FPGAs:

- ADAPT\_CFG1[12] = 0
- ADAPT\_CFG1[11] = 0
- ADAPT\_CFG1[10] = 0
- ADAPT\_CFG1[9] = 0 (When reading DFE loops)
- ADAPT\_CFG1[9] = 1 (When reading LPM loops)
- ADAPT\_CFG1[8] = 0

For GTH transceivers in UltraScale+ FPGAs:

- ADAPT CFG0[8] = 0
- ADAPT\_CFG0[9] = 0
- ADAPT\_CFG0[10] = 0
- ADAPT\_CFG0[15] = 0
- ADAPT CFG1[1] = 0
- ADAPT\_CFG1[15] = 1



# **Transmitter**

# TX Overview

# **Functional Description**

This chapter shows how to configure and use each of the functional blocks inside the transmitter (TX). Each transceiver includes an independent transmitter, which consists of a PCS and a PMA. Figure 3-1 shows the functional blocks of the transmitter. Parallel data flows from the device logic into the TX interface, through the PCS and PMA, and then out the TX driver as high-speed serial data.




Figure 3-1: GTH Transceiver TX Block Diagram

The key elements within the GTH transceiver TX are:

- 1. TX Interface, page 103
- 2. TX 8B/10B Encoder, page 112



- 3. TX Synchronous Gearbox, page 116
- 4. TX Buffer, page 132
- 5. TX Buffer Bypass, page 135
- 6. TX Pattern Generator, page 151
- 7. TX Polarity Control, page 154
- 8. TX Fabric Clock Output Control, page 155
- 9. TX Phase Interpolator PPM Controller, page 162
- 10. TX Configurable Driver, page 165
- 11. TX Receiver Detect Support for PCI Express Designs, page 174
- 12. TX Out-of-Band Signaling, page 177

# **TX Interface**

# **Functional Description**

The TX interface is the gateway to the TX datapath of the GTH transceiver. Applications transmit data through the GTH transceiver by writing data to the TXDATA port on the positive edge of TXUSRCLK2. The width of the port can be configured to be two, four, or eight bytes wide. The actual width of the port depends on the TX\_DATA\_WIDTH and TX\_INT\_DATAWIDTH attributes and TX8B10BEN port setting. Port widths can be 16, 20, 32, 40, 64, and 80 bits. The rate of the parallel clock (TXUSRCLK2) at the interface is determined by the TX line rate, the width of the TXDATA port, and whether or not 8B/10B encoding is enabled. A second parallel clock (TXUSRCLK) must be provided for the internal PCS logic in the transmitter. This section shows how to drive the parallel clocks and explains the constraints on those clocks for correct operation. The highest transmitter data rates require an 8-byte interface to achieve a TXUSRCLK2 rate in the specified operating range.

# Interface Width Configuration

The GTH transceiver contains 2-byte and 4-byte internal datapaths and is configurable by setting the TX\_INT\_DATAWIDTH attribute. The interface width is configurable by setting the TX\_DATA\_WIDTH attribute. When the 8B/10B encoder is enabled, the TX\_DATA\_WIDTH attribute must be configured to 20 bits, 40 bits, or 80 bits, and in this case, the TX interface only uses the TXDATA ports. For example, TXDATA[15:0] is used when the interface width is 16. When the 8B/10B encoder is bypassed, the TX\_DATA\_WIDTH attribute can be configured to any of the available widths: 16, 20, 32, 40, 64 or 80 bits.



Table 3-1 shows how the interface width for the TX datapath is selected. 8B/10B encoding is described in more detail in TX 8B/10B Encoder, page 112.

**Table 3-1: TX Interface Datapath Configuration** 

TX8B10BEN	TX_DATA_WIDTH	TX_INT_DATAWIDTH	Interface Width	Internal Data Width				
	20	0	16	20				
1	40	0	32	20				
1	40	1	32	40				
	80	1	64	40				
	16	0	16	16				
	20	0	20	20				
	32	0	32	16				
0	32	1	32	32				
U	40	0	40	20				
	40	1	40	40				
	64	1	64	32				
	80	1	80	40				

When the 8B/10B encoder is bypassed and the TX\_DATA\_WIDTH is 20, 40, or 80, the TXCTRL1 and TXCTRL0 ports are used to extend the TXDATA port from 16 to 20 bits, 32 to 40 bits, or 64 to 80 bits. Table 3-2 shows the data transmitted when the 8B/10B encoder is disabled. When the TX\_DATA\_WIDTH is 16, 32, and 64 the TXCTRL1/0 ports are ignored, and the data transmission follows the same order as Table 3-2 but without the TXCTRL1/0 bits. When the TX gearbox is used, refer to TX Synchronous Gearbox, page 116 for data transmission order.

Table 3-2: TX Data Transmitted when 8B/10B Encoder Bypassed

			< < < Data Transmission Order is Right to Left (LSB to MSB) < < <																																					
	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Data Transmitted	TXCTRL1[3]	TXCTRL0[3]				(	[XDA[A[31:24]				TXCTRL1[2]	TXCTRL0[2]				TXDATA[23:16]					TXCTRL1[1]	TXCTRL0[1]				TXDATA[15:8]					TXCTRL1[0]	TXCTRL0[0]				TXDATA[7:0]				
	I																																							
											< <	<	Data	a Tr	ans	mis	sio	n O	rde	r is	Rig	ht t	to L	.eft	(LS	B to	M	SB)	< <	<										
	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40
Data Transmitted	TXCTRL1[7]	TXCTRL0[7]					[XDA[A[63:56]				TXCTRL1[6]	TXCTRL0[6]				TXDATA[55:48]		·			TXCTRL1[5]	TXCTRL0[5]				TXDATA[47:40]					TXCTRL1[4]	TXCTRL0[4]				TXDATA[39:32]				



### TXUSRCLK and TXUSRCLK2 Generation

The TX interface includes two parallel clocks: TXUSRCLK and TXUSRCLK2. TXUSRCLK is the internal clock for the PCS logic in the GTH transmitter. The required rate for TXUSRCLK depends on the internal datapath width of the GTHE3/4\_CHANNEL primitive and the TX line rate of the GTH transmitter. Equation 3-1 shows how to calculate the required rate for TXUSRCLK for all cases except when the TX asynchronous gearbox is enabled.

$$TXUSRCLK\ Rate = \frac{Line\ Rate}{Internal\ Datapath\ Width}$$
 Equation 3-1

Equation 3-2 shows how to calculate the required rate for TXUSRCLK when the TX asynchronous gearbox is used.

$$TXUSRCLK Rate = \frac{Line Rate}{33}$$
 Equation 3-2

TXUSRCLK2 is the main synchronization clock for all signals into the TX side of the GTH transceiver. Most signals into the TX side of the GTH transceiver are sampled on the positive edge of TXUSRCLK2. TXUSRCLK2 and TXUSRCLK have a fixed-rate relationship based on the TX\_DATA\_WIDTH and TX\_INT\_DATAWIDTH settings. Table 3-3 shows the relationship between TXUSRCLK2 and TXUSRCLK per TX\_DATA\_WIDTH and TX\_INT\_DATAWIDTH values. Above a given line rate, use of the 4-byte internal datapath is required. For details per speed grade, refer to the appropriate data sheet [Ref 6].

Interface Width TX\_DATA\_WIDTH TX\_INT\_DATAWIDTH TXUSRCLK2 Frequency 2-Byte 16, 20 0  $F_{TXUSRCLK2} = F_{TXUSRCLK}$ 4-Byte 32, 40 0  $F_{TXUSRCLK2} = F_{TXUSRCLK}/2$ 4-Byte 32, 40 1  $F_{TXUSRCLK2} = F_{TXUSRCLK}$ 8-Byte 64, 80 1  $F_{TXUSRCLK2} = F_{TXUSRCLK}/2$ 

Table 3-3: TXUSRCLK2 Frequency Relationship to TXUSRCLK

These rules about the relationships between clocks must be observed for TXUSRCLK and TXUSRCLK2:

- TXUSRCLK and TXUSRCLK2 must be positive-edge aligned, with as little skew as possible between them. As a result, low-skew clock resources (BUFG\_GTs) must be used to drive TXUSRCLK and TXUSRCLK2.
- Even though they might run at different frequencies, TXUSRCLK, TXUSRCLK2, and the transmitter reference clock must have the same oscillator as their source. Thus TXUSRCLK and TXUSRCLK2 must be multiplied or divided versions of the transmitter reference clock.



## **Ports and Attributes**

Table 3-4 defines the TX Interface ports.

**Table 3-4: TX Interface Ports** 

Port	Dir	Clock Domain	Description
TXCTRL0[15:0]/ TXCTRL1[15:0]	In	TXUSRCLK2	When 8B/10B encoding is disabled, TXCTRL0/1 is used to extend the data bus for 20-, 40- and 80-bit TX interfaces. Bits [15:8] are unused.
TXDATA[127:0]	In	TXUSRCLK2	The bus for transmitting data. The width of this port depends on TX_DATA_WIDTH:
			TX_DATA_WIDTH = 16, 20:
			TXDATA[15:0] = 16 bits wide
			TX_DATA_WIDTH = 32, 40:
			TXDATA[31:0] = 32 bits wide
			TX_DATA_WIDTH = 64, 80:
			TXDATA[63:0] = 64 bits wide
			When a 20-bit, 40-bit, or 80-bit bus is required, the TXCTRLO and TXCTRL1 ports from the 8B/10B encoder is concatenated with the TXDATA port. Bits [127:64] are unused. See Table 3-2, page 104.
TXDATAEXTENDRSVD	In	Async	Reserved.
TXUSRCLK	In	Clock	This port is used to provide a clock for the internal TX PCS datapath.
TXUSRCLK2	In	Clock	This port is used to synchronize the interconnect logic with the TX interface. This clock must be positive-edge aligned to TXUSRCLK.

Table 3-5 defines the TX interface attributes.

**Table 3-5: TX Interface Attributes** 

Attribute	Туре	Description
TX_DATA_WIDTH	Integer	Sets the bit width of the TXDATA port. When 8B/10B encoding is enabled, TX_DATA_WIDTH must be set to 20, 40, or 80. Valid settings are 16, 20, 32, 40, 64, and 80. See Interface Width Configuration, page 103 for more information.
TX_INT_DATAWIDTH	Integer	Controls the width of the internal datapath.  0: 2-byte internal datapath
		1: 4-byte internal datapath. Set to 1 if a line rate is greater than 8.1875 Gb/s.



Table 3-5: TX Interface Attributes (Cont'd)

Attribute	Туре	Description
TX_FABINT_USRCLK_FLOP	1-Bit Binary	Determines if port signals are registered again in the TXUSRCLK domain after being registered in the TXUSRCLK2 domain. This attribute only applies if the TX internal datapath width is the same as the TX interface width, otherwise this attribute is ignored. Use the recommended value from the Wizard.
		0: Bypass TXUSRCLK flip-flops
		1: Enable TXUSRCLK flip-flops

# Using TXOUTCLK to Drive the TX Interface

Depending on the TXUSRCLK and TXUSRCLK2 frequencies, there are different ways UltraScale architecture clock resources can be used to drive the parallel clock for the TX interface. Figure 3-2 through Figure 3-5 show different ways clock resources can be used to drive the parallel clocks for the TX interface. In these examples, the TXOUTCLK is from the PMA and the TXOUTCLKSEL = 3 'b010 to select the TXOUTCLKPMA path as indicated in Figure 3-29, page 155.

- Depending on the input reference clock frequency and the required line rate, a BUFG\_GT with a properly configured divide setting and the appropriate TXOUTCLKSEL port setting is required. The UltraScale FPGAs Transceivers Wizard creates a sample design based on different design requirements for most cases.
- In use models where TX buffer is bypassed, there are additional restrictions on the clocking resources. Refer to TX Buffer Bypass, page 135 for more information.



### TXOUTCLK Driving GTH Transceiver TX in 2-Byte or 4-Byte Mode

In Figure 3-2, TXOUTCLK is used to drive TXUSRCLK and TXUSRCLK2 for 2-byte mode (TX\_DATA\_WIDTH = 16 or 20 and TX\_INT\_DATAWIDTH = 0) or 4-byte mode (TX\_DATA\_WIDTH = 32 or 40 and TX\_INT\_DATAWIDTH = 1) in a single-lane configuration. In both cases, the frequency of TXUSRCLK2 is equal to TXUSRCLK.




Figure 3-2: Single Lane—TXOUTCLK Drives TXUSRCLK and TXUSRCLK2 (2-Byte or 4-Byte Mode)

Notes relevant to Figure 3-2:

- 1. For details about placement constraints and restrictions on clocking resources (BUFG\_GT, BUFG\_GT\_SYNC, etc.), refer to the *UltraScale Architecture Clocking Resources User Guide* (UG572) [Ref 3].
- 2.  $F_{TXUSRCLK2} = F_{TXUSRCLK}$ .



Similarly, Figure 3-3 shows the shows the same settings in multiple lanes configuration. In a multi-lane configuration, the middle-most GTH transceiver should be selected to be the source of TXOUTCLK. For example, in a multi-lane configuration of 12 GTH transceivers consisting of three contiguous Quads, one of the middle GTH transceivers in the middle Quad should be selected as the source of TXOUTCLK.




Figure 3-3: Multiple Lanes—TXOUTCLK Drives TXUSRCLK2 (2-Byte or 4-Byte Mode)

Notes relevant to Figure 3-3:

- 1. For details about placement constraints and restrictions on clocking resources (BUFG\_GT, BUFG\_GT\_SYNC, etc.), refer to the *UltraScale Architecture Clocking Resources User Guide* (UG572) [Ref 3].
- 2.  $F_{TXUSRCLK2} = F_{TXUSRCLK}$ .



#### TXOUTCLK Driving GTH Transceiver TX in 4-Byte or 8-Byte Mode

In Figure 3-4, TXOUTCLK is used to drive TXUSRCLK2 for 4-byte mode (TX\_DATA\_WIDTH = 32 or 40 and TX\_INT\_DATAWIDTH = 0) or 8-byte mode (TX\_DATA\_WIDTH = 64 or 80 and TX\_INT\_DATAWIDTH = 1). In both cases, the frequency of TXUSRCLK2 is equal to half of the frequency of TXUSRCLK.




Figure 3-4: Single Lane—TXOUTCLK Drives TXUSRCLK2 (4-Byte or 8-Byte Mode)

Notes relevant to Figure 3-4:

- 1.  $F_{TXUSRCLK2} = F_{TXUSRCLK}/2$
- 2. For details about placement constraints and restrictions on clocking resources (BUFG\_GT, BUFG\_GT\_SYNC, etc.), refer to the *UltraScale Architecture Clocking Resources User Guide* (UG572) [Ref 3].



Similarly, Figure 3-5 shows the shows the same settings in multiple lanes configuration.




Figure 3-5: Multiple Lanes—TXOUTCLK Drives TXUSRCLK2 (4-Byte or 8-Byte Mode)

Notes relevant to Figure 3-5:

- 1.  $F_{TXUSRCLK2} = F_{TXUSRCLK}/2$
- 2. For details about placement constraints and restrictions on clocking resources (BUFG\_GT, BUFG\_GT\_SYNC, etc.), refer to the *UltraScale Architecture Clocking Resources User Guide* (UG572) [Ref 3].



# TX 8B/10B Encoder

# **Functional Description**

Many protocols use 8B/10B encoding on outgoing data. 8B/10B is an industry standard encoding scheme that trades two bits overhead per byte for achieved DC-balance and bounded disparity to allow reasonable clock recovery. The GTH transceiver has a built-in 8B/10B TX path to encode TX data without consuming device resources. Enabling the 8B/10B encoder increases latency through the TX path. The 8B/10B encoder can be disabled or bypassed to minimize latency, if not needed.

#### 8B/10B Bit and Byte Ordering

The order of the bits after the 8B/10B encoder is the opposite of the order shown in Appendix A, 8B/10B Valid Characters, because 8B/10B encoding requires bit a0 to be transmitted first, and the GTH transceiver always transmits the right-most bit first. To match with 8B/10B, the 8B/10B encoder in the GTH transceiver automatically reverses the bit order. Figure 3-6 shows data transmitted by the GTH transceiver when TX\_DATA\_WIDTH = 20, 40, and 80. The number of bits used by TXDATA and corresponding byte orders are determined by TX\_DATA\_WIDTH.

- Only use TXDATA[15:0] if TX\_DATA\_WIDTH = 20
- Only use TXDATA[31:0] if TX\_DATA\_WIDTH = 40
- Use full TXDATA[63:0] if TX\_DATA\_WIDTH = 80

When the 8B/10B encoder is bypassed and TX\_DATA\_WIDTH is set to a multiple of 10, 10-bit characters are passed to TX data interface with this format:

- The corresponding TXCTRL1 represents the 9th bit
- The corresponding TXCTRL0 represents the 8th bit
- The corresponding TXDATA byte represents [7:0] bits

#### K Characters

The 8B/10B table includes special characters (K characters) that are often used for control functions. TXCTRL2 ports are used to indicate if data on TXDATA are K characters or regular data. The 8B/10B encoder checks received TXDATA byte to match any K character if corresponding TXCTRL2 bit is driven High.






Figure 3-6: 8B/10B Bit and Byte Ordering

#### **Running Disparity**

8B/10B coding is DC-balanced, meaning that the long-term ratio of 1s and 0s transmitted should be exactly 50%. To achieve this, the encoder always calculates the difference between the number of 1s transmitted and the number of 0s transmitted, and at the end of



each character transmitted, makes the difference either +1 or -1. This difference is known as the *running disparity*.

To accommodate protocols that use disparity to send control information, the running disparity not only can be generated by the 8B/10B encoder but is also controllable through TXCTRL1 and TXCTRL0 as shown in Table 3-6. For example, an Idle character sent with reversed disparity might be used to trigger clock correction.

Table 3-6: TXCTRL1 and TXCTRL0 versus Outgoing Disparity

TXCTRL1	TXCTRL0	Outgoing Disparity
0	0	Calculated by the 8B/10B encoder.
0	1	Inverts running disparity when encoding TXDATA.
1	0	Forces running disparity negative when encoding TXDATA.
1	1	Forces running disparity positive when encoding TXDATA.

#### **Ports and Attributes**

Table 3-7 lists the ports required by the TX 8B/10B encoder.

Note: There are no TX encoder attributes.

Table 3-7: TX 8B/10B Encoder Ports

Port	Dir	Clock Domain	Description	
TX8B10BBYPASS[7:0]	In	TXUSRCLK2	This active-High port allows byte-interleaved data to bypass 8B/10B on a per-byte basis. TX8B10BEN must be High to use this per-byte bypass mode.	
			TX8B10BBYPASS [7] corresponds to TXDATA[63:56]	
			TX8B10BBYPASS [6] corresponds to TXDATA[55:48]	
			TX8B10BBYPASS [5] corresponds to TXDATA[47:40]	
			TX8B10BBYPASS [4] corresponds to TXDATA[39:32]	
			TX8B10BBYPASS [3] corresponds to TXDATA[31:24]	
			TX8B10BBYPASS [2] corresponds to TXDATA[23:16]	
			TX8B10BBYPASS [1] corresponds to TXDATA[15:8]	
			TX8B10BBYPASS [0] corresponds to TXDATA[7:0]	
			TXBYPASS8B10B[x] = 1, encoder for byte x is bypassed.	
			TXBYPASS8B10B[x] = 0, encoder for byte x is used.	
TX8B10BEN	In	TXUSRCLK2	TX8B10BEN is set High to enable the 8B/10B encoder. TX_DATA_WIDTH must be set to 20, 40, or 80 when the 8B/10B encoder is enabled.	
			0: 8B/10B encoder bypassed. This option reduces latency.	
			1: 8B/10B encoder enabled.	



Table 3-7: TX 8B/10B Encoder Ports (Cont'd)

Port	Dir	Clock Domain	Description
TXCTRL1[15:0]	In	TXUSRCLK2	Set High to work with TXCTRL0 to force running disparity negative or positive when encoding TXDATA. Set Low to use normal running disparity. Refer to Table 3-6 for a detailed definition.
			TXCTRL1[7] corresponds to TXDATA[63:56]
			TXCTRL1[6] corresponds to TXDATA[55:48]
			TXCTRL1[5] corresponds to TXDATA[47:40]
			TXCTRL1[4] corresponds to TXDATA[39:32]
			TXCTRL1[3] corresponds to TXDATA[31:24]
			TXCTRL1[2] corresponds to TXDATA[23:16]
			TXCTRL1[1] corresponds to TXDATA[15:8]
			TXCTRL1[0] corresponds to TXDATA[7:0]
TXCTRL0[15:0]	In	TXUSRCLK2	Work with TXCTRL1 to provide running disparity control. Refer to Table 3-6 for detailed information.
			TXCTRL0[7] corresponds to TXDATA[63:56]
			TXCTRL0[6] corresponds to TXDATA[55:48]
			TXCTRL0[5] corresponds to TXDATA[47:40]
			TXCTRL0[4] corresponds to TXDATA[39:32]
			TXCTRL0[3] corresponds to TXDATA[31:24]
			TXCTRL0[2] corresponds to TXDATA[23:16]
			TXCTRL0[1] corresponds to TXDATA[15:8]
			TXCTRL0[0] corresponds to TXDATA[7:0]
TXCTRL2[7:0]	In	TXUSRCLK2	When High, indicates the corresponding data byte on TXDATA is a valid K character.
			TXCTRL2[7] corresponds to TXDATA[63:56]
			TXCTRL2[6] corresponds to TXDATA[55:48]
			TXCTRL2[5] corresponds to TXDATA[47:40]
			TXCTRL2[4] corresponds to TXDATA[39:32]
			TXCTRL2[3] corresponds to TXDATA[31:24]
			TXCTRL2[2] corresponds to TXDATA[23:16]
			TXCTRL2[1] corresponds to TXDATA[15:8]
			TXCTRL2[0] corresponds to TXDATA[7:0]
			A TXCTRL2 bit should be driven Low when the corresponding data byte from TXDATA is set to bypass the 8B/10B encoder.



#### Enabling and Disabling 8B/10B Encoding

To enable the 8B/10B encoder, TX8B10BEN must be driven High. The TX 8B/10B encoder allows byte interleaved data to bypass the encoder on a per-byte basis. When TX8B10BEN is driven Low, all encoders are turned off and no data from TXDATA can be encoded. When TX8B10BEN is High, driving a bit from TX8B10BBYPASS High can make the corresponding byte channel from TXDATA bypass 8B/10B encoding. When the encoder is turned off, the operation of the TXDATA port is as described in the TX interface.

# TX Synchronous Gearbox

### **Functional Description**

Some high-speed data rate protocols use 64B/66B encoding to reduce the overhead of 8B/10B encoding while retaining the benefits of an encoding scheme. The TX synchronous gearbox provides support for 64B/66B and 64B/67B header and payload combining. The Interlaken interface protocol specification uses the 64B/67B encoding scheme. Refer to the Interlaken specification for further information.

The TX synchronous gearbox supports 2-byte, 4-byte and 8-byte interfaces. Scrambling of the data is done in the interconnect logic. A CAUI interface mode is also supported in addition to the normal synchronous gearbox mode.

#### **Ports and Attributes**

Table 3-8 defines the TX synchronous gearbox ports.

Table 3-8: TX Synchronous Gearbox Ports

Port Name	Dir	Clock Domain	Description
TXHEADER[5:0]	In	TXUSRCLK2	Input port to provide header.
			TXHEADER[1:0] is used for the 64B/66B gearbox and TXHEADER[2:0] is used for the 64B/67B gearbox.
			In CAUI interface mode, TXHEADER[2:0] is used for datastream A and TXHEADER[5:3] is used for datastream B.
TXSEQUENCE[6:0]	In	TXUSRCLK2	This input port is used for the interconnect logic sequence counter when the TX gearbox is used. Bits [5:0] are used for the 64B/66 B gearbox, and bits [6:0] are used for the 64B/67B gearbox. This port is shared by both PCS lanes (PCSLs) in CAUI interface mode.



Table 3-9 defines the TX synchronous gearbox attributes.

Table 3-9: TX Synchronous Gearbox Attributes

Attribute	Туре	Description
GEARBOX_MODE	5-bit Binary	This attribute indicates the TX and RX gearbox modes:
		• Bit 4:
		0: Select synchronous gearbox.
		1: Select asynchronous gearbox.
		• Bit 3:
		Unused. Set to 0.
		• Bit 2:
		0: Normal mode.
		1: CAUI interface mode.
		• Bit 1:
		Unused. Set to 0.
		• Bit 0:
		0: 64B/67B gearbox mode for Interlaken (Only valid for synchronous gearbox).
		1: 64B/66B gearbox.
TXGEARBOX_EN	String	When TRUE, this attribute enables either the TX synchronous or asynchronous gearbox. Which TX gearbox is enabled depends on the GEARBOX_MODE attribute.

### **Enabling the TX Synchronous Gearbox**

To enable the TX synchronous gearbox, TXGEARBOX\_EN must be set to TRUE.

Bit 4 of the GEARBOX\_MODE attribute must be set to 0. Bit 3 and 1 are unused and must be set to 0. Bit 2 determines if the normal interface or CAUI interface is used. Bit 0 determines if the 64B/67B gearbox or the 64B/66B gearbox is used. The GTH transceiver's TX gearbox and RX gearbox use the same mode.

#### TX Synchronous Gearbox Bit and Byte Ordering

Figure 3-7 shows an example of the first four cycles of data entering and exiting the TX gearbox for 64B/66B encoding when using a 4-byte logic interface (TX\_DATA\_WIDTH = 32 (4-byte), TX\_INT\_DATAWIDTH = 1 (4-byte)) in normal mode (GEARBOX\_MODE[2] = 1 'b0). The input consists of a 2-bit header and 32 bits of data. On the first cycle, the header and 30 bits of data exit the TX gearbox. On the second cycle, the remaining two data bits from the previous cycle's TXDATA input along with 30 data bits from the current TXDATA input exit the TX gearbox. On the third cycle, the output of the TX gearbox contains two remaining data bits from the first 66-bit block, the header of the second 66-bit block, and 28 data bits from the second 66-bit block.






Figure 3-7: TX Gearbox Bit Ordering in Normal Mode (GEARBOX\_MODE[2] = 1'b0)

Note relevant to Figure 3-7:

1. Per IEEE802.3ae nomenclature, H1 corresponds to TxB<0>, H0 to TxB<1>, etc.



# **Using the TX Synchronous Gearbox**

The TX synchronous gearbox requires the use of an external sequence counter that must be implemented in interconnect logic. The TX gearbox supports 2-byte, 4-byte, and 8-byte interfaces to the interconnect logic.

As shown in Figure 3-8, the external sequence counter operating mode uses the TXSEQUENCE [6:0], TXDATA[63:0], and TXHEADER[2:0] inputs when in normal mode (GEARBOX\_MODE[2] = 1 'b0). TXHEADER[5:3] is also used when the CAUI interface is used (GEARBOX\_MODE[2] = 1 'b1). A binary counter must exist in the interconnect logic to drive the TXSEQUENCE port. For 64B/66B encoding, the counter increments from 0 to 32 and repeats from 0. For 64B/67B encoding, the counter increments from 0 to 66 and repeats from 0. When using 64B/66B encoding, tie TXSQUENCE [6] to logic 0 and tie the unused TXHEADER [2] to logic 0. TXHEADER[5] must be tied to logic 0 when the CAUI interface is used and 64B/66B encoding is selected (GEARBOX\_MODE[2] = 1 'b1, GEARBOX\_MODE[0] = 1 'b1). The sequence counter increment ranges ({0 to 32}, {0 to 66}) are identical for 2-byte, 4-byte and 8-byte interfaces. However, the counter must increment once every two TXUSRCLK2 cycles when using a mode where TX\_DATA\_WIDTH is the same as TX\_INT\_DATAWIDTH (e.g., a 4-byte interconnect logic interface (TX\_DATA\_WIDTH = 32) and a 4-byte internal data width (TX\_INT\_DATAWIDTH = 1)).




Figure 3-8: TX Synchronous Gearbox in External Sequence Counter Operating Mode in Normal Mode (GEARBOX\_MODE[2] = 1 'b0)



Due to the nature of the 64B/66B and 64B/67B encoding schemes and the TX synchronous gearbox, user data is held (paused) during various sequence counter values. Data is paused for two TXUSRCLK2 cycles in modes with the same TX\_DATA\_WIDTH and TX\_INT\_DATAWIDTH, and for one TXUSRCLK2 cycle in modes where TX\_DATA\_WIDTH is twice the TX\_INT\_DATAWIDTH. Valid data transfer is resumed on the next TXUSRCLK2 cycle. The TXSEQUENCE pause locations for various modes are described in Table 3-10 and Table 3-11.

Table 3-10: 64B/66B Encoding Frequency of TXSEQUENCE and Pause Locations in Normal Mode (GEARBOX\_MODE[2] = 1 'b0)

TX_DATA_WIDTH	TX_INT_DATAWIDTH	Frequency of TXSEQUENCE	TXSEQUENCE PAUSE	
64	1	1 X	32	
(8-byte)	(4-byte)	TXUSRCLK2		
32	1	2 X	32	
(4-byte)	(4-byte)	TXUSRCLK2		
32	0	1 X	31	
(4-byte)	(2-byte)	TXUSRCLK2		
16	0	2 X	31	
(2-byte)	(2-byte)	TXUSRCLK2		

Table 3-11: 64B/67B Encoding Frequency of TXSEQUENCE and Pause Locations in Normal Mode (GEARBOX\_MODE[2] = 1'b0)

TX_DATA_WIDTH	TX_INT_DATAWIDTH	Frequency of TXSEQUENCE	TXSEQUENCE PAUSE
64	1	1 X	22, 44, 66
(8-byte)	(4-byte)	TXUSRCLK2 22,	
32	1	2 X	22 44 66
(4-byte)	(4-byte)	TXUSRCLK2	22, 44, 66
32	0	1 X	21 44 65
(4-byte)	(2-byte)	TXUSRCLK2	21, 44, 65
16	0	2 X	21 44 65
(2-byte)	(2-byte)	TXUSRCLK2	21, 44, 65



Figure 3-9 shows how a pause occurs at counter value 32 when using an 8-byte interconnect logic interface and a 4-byte internal datapath in external sequence counter mode with 64B/66B encoding in normal mode (GEARBOX\_MODE[2] = 1 bo).




Figure 3-9: Pause at Sequence Counter Value 32 in Normal Mode (GEARBOX MODE[2] = 1'b0)

Figure 3-10 shows how a pause occurs at counter value 44 when using a 2-byte interconnect logic interface with a 2-byte internal datapath in external sequence counter mode with 64B/67B encoding in normal mode (GEARBOX\_MODE[2] =  $1 \cdot b0$ ).




Figure 3-10: Pause at Sequence Counter Value 44 in Normal Mode (GEARBOX\_MODE[2] = 1'b0)

The sequence of transmitting 64/67 data for the external sequence counter mode using a 2-byte internal datapath (TX\_INT\_DATAWIDTH = 0) in normal mode (GEARBOX\_MODE[2] = 1 'b0) is:

1. Apply GTTXRESET and wait until the reset cycle is completed.



- 2. During reset, apply 7 'h00 to TXSEQUENCE, header information to TXHEADER, and initial data to TXDATA. This state can be held indefinitely until data transmission is ready.
- 3. On count 0, apply data to TXDATA and header information to TXHEADER. For a 2-byte interface (TX\_DATA\_WIDTH = 16), drive the second 2 bytes to TXDATA while still on count 0.
- 4. The sequence counter increments to 1 while data is driven on TXDATA.
- 5. After applying 4 bytes of data, the counter increments to 2. Apply data on TXDATA and header information on TXHEADER.
- 6. On count 21, stop data pipeline.
- 7. On count 22, drive data on TXDATA.
- 8. On count 44, stop data pipeline.
- 9. On count 45, drive data on TXDATA.
- 10. On count 65, stop data pipeline.
- 11. On count 66, drive data on TXDATA.

The sequence of transmitting 64/67 data for the external sequence counter mode using the 4-byte internal datapath (TX\_INT\_DATAWIDTH = 1) in normal mode (GEARBOX\_MODE[2] = 1 'b0) is as follows:

- 1. Apply GTTXRESET and wait until the reset cycle is completed.
- 2. During reset, apply 7 'h00 to TXSEQUENCE, header information to TXHEADER, and initial data to TXDATA. This state can be held indefinitely until data transmission is ready.
- 3. On count 0, apply data to TXDATA and header information to TXHEADER. For a 4-byte interface (TX\_DATA\_WIDTH = 32), drive the second 4 bytes to TXDATA while still on count 0.
- 4. Sequence counter increments to 1 while data is driven on TXDATA.
- 5. After applying 8 bytes of data, the counter increments to 2. Drive data on TXDATA and header information on TXHEADER.
- 6. On count 22, stop data pipeline.
- 7. On count 23, drive data on TXDATA.
- 8. On count 44, stop data pipeline.
- 9. On count 45, drive data on TXDATA.
- 10. On count 66, stop data pipeline.

The sequence of transmitting 64/66 data for the external sequence counter mode using the 2-byte internal datapath (TX\_INT\_DATAWIDTH = 0) in normal mode (GEARBOX\_MODE[2] = 1 'b0) is as follows:



- 1. Apply GTTXRESET and wait until the reset cycle is completed.
- 2. During reset, apply 6 hoo to TXSEQUENCE, the appropriate header data to TXHEADER, and initial data to TXDATA. This state can be held indefinitely until data transmission is ready.
- 3. On count 0, apply data to TXDATA and header information to TXHEADER. For a 2-byte interface (TX\_DATA\_WIDTH = 16), drive the second 2 bytes to TXDATA while still on count 0.
- 4. The sequence counter increments to 1 while data is driven on TXDATA.
- 5. After applying 4 bytes of data, the counter increments to 2. Drive data on TXDATA and header information on TXHEADER.
- 6. On count 31, stop data pipeline.
- 7. On count 32, drive data on TXDATA.

The sequence of transmitting 64/66 data for the external sequence counter mode using a 4-byte internal datapath (TX\_INT\_DATAWIDTH = 1) in normal mode (GEARBOX\_MODE[2] = 1 'b0) is as follows:

- 1. Apply GTTXRESET and waits until the reset cycle is completed.
- 2. During reset, apply 6 h00 to TXSEQUENCE, the appropriate header data to TXHEADER, and initial data to TXDATA. This state can be held indefinitely until data transmission is ready.
- 3. On count 0, drive data to TXDATA and header information to TXHEADER. For a 4-byte interface (TX\_DATA\_WIDTH = 32), drive the second 4 bytes to TXDATA while still on count 0.
- 4. The sequence counter increments to 1 while data is driven on TXDATA.
- 5. After applying 8 bytes of data, the counter increments to 2. Drive data on TXDATA and header information on TXHEADER.
- 6. On count 32, stop data pipeline.



#### **CAUI** Interface

The CAUI interface requires two data interfaces (datastream A and datastream B) connected to the transceiver. 64B/66B or 64B/67B gearbox modes are supported. The CAUI interface mode is enabled by setting the attribute GEARBOX\_MODE[2] to 1 'b1. When in CAUI interface mode, the only allowed settings for data width are TX\_INT\_DATAWIDTH = 1 (4-byte) and TX\_DATA\_WIDTH = 64 (8-byte) or 32 (4-byte).

The top level of the TX synchronous gearbox has these components:

- Two instances of 64B/66B 2-byte gearbox
- Two instances of 64B/67B 2-byte gearbox

To support the CAUI interface, the GTH transceiver has two instances of the 2-byte gearboxes. Two instances (one for 64B/66B and one for 64B/67B mode) of the Bit Mux block is also added to merge the two data streams. The input TXHEADER[2:0] is used for header bits of datastream A. Input port TXHEADER[5:3] is used for the header bits of datastream B.

Figure 3-11 shows the CAUI interface (TX path) of the GTH transceiver.




Figure 3-11: CAUI Interface (TX Datapath)

When in CAUI interface mode and the PCSL data width is 32 bits each (TX\_DATA\_WIDTH = 64 (8-byte)), the 8-byte to 4-byte converter splits the data into two streams in such a way that datastream A and datastream B reach the corresponding gearbox as shown in Figure 3-12 and Figure 3-13.






Figure 3-12: Input to the 8-Byte to 4-Byte Converter (TX\_DATA\_WIDTH = 64 (8-Byte), TX\_INT\_DATAWIDTH =1 (4-Byte), GEARBOX\_MODE[2] = 1 'b1)




Figure 3-13: Output of the 8-Byte to 4-Byte Converter (TX\_DATA\_WIDTH = 64 (8-Byte), TX\_INT\_DATAWIDTH = 1 (4-Byte), GEARBOX\_MODE[2] = 1 'b1)

The Bit Mux block interleaves two bitstreams (two 16-bit inputs) to form one merged bitstream that is twice the width. The Bit Mux function is as described in clause 83.5.2 of IEEE Std 802.3ba-2010.

Although TX\_INT\_DATAWIDTH = 1 (4-byte) is used in CAUI interface mode, two 2-byte gearboxes are used to realize the functionality, as shown in Figure 3-11. The functionality of these 2-byte gearboxes is the same as described in Using the TX Synchronous Gearbox, page 119, for the case when TX\_INT\_DATAWIDTH = 0 (2-byte). TXSEQUENCE pause locations for various modes are described in Table 3-12 and Table 3-13.

Table 3-12: 64B/66B Encoding Frequency of TXSEQUENCE and Pause Locations in CAUI Interface Mode (GEARBOX\_MODE[2] = 1 'b1)

TX_DATA_WIDTH	TX_INT_DATAWIDTH	Frequency of TXSEQUENCE	TXSEQUENCE PAUSE <sup>(1)</sup>
64 (8-byte)	1 (4-byte)	1 x TXUSRCLK2	31



Table 3-12: 64B/66B Encoding Frequency of TXSEQUENCE and Pause Locations in CAUI Interface Mode (GEARBOX\_MODE[2] = 1'b1) (Cont'd)

TX_DATA_WIDTH	TX_INT_DATAWIDTH	Frequency of TXSEQUENCE	TXSEQUENCE PAUSE <sup>(1)</sup>
32 (4-byte)	1 (4-byte)	2 x TXUSRCLK2	31

#### Notes:

Table 3-13: 64B/67B Encoding Frequency of TXSEQUENCE and Pause Locations in CAUI Interface Mode (GEARBOX\_MODE[2] = 1'b1)

TX_DATA_WIDTH	TX_INT_DATAWIDTH	Frequency of TXSEQUENCE	TXSEQUENCE PAUSE <sup>(1)</sup>
64 (8-byte)	1 (4-byte)	1 x TXUSRCLK2	21, 44, 65
32 (4-byte)	1 (4-byte)	2 x TXUSRCLK2	21, 44, 65

#### **Notes:**

# **TX Asynchronous Gearbox**

### **Functional Description**

Some high-speed data rate protocols use 64B/66B encoding to reduce the overhead of 8B/10B encoding while retaining the benefits of an encoding scheme. The TX asynchronous gearbox provides support for 64B/66B header and payload combining. 64B/67B is not supported by the TX asynchronous gearbox.

The TX asynchronous gearbox supports 4-byte and 8-byte TX data interfaces to interconnect logic and requires the use of the 4-byte internal datapath. Scrambling of the data is done in the interconnect logic. A CAUI interface mode is also supported in addition to the normal asynchronous gearbox mode. The CAUI interface is only supported when using the 8-byte TX data interface to interconnect logic. Table 3-14 shows the valid data width combinations for the asynchronous gearbox.

<sup>1.</sup> Although the TX sequence pause location is 31, the external sequence counter should cycle through from 0–32 for proper operation as described in the external sequence counter operating sequence for 64B/66B for the case when TX\_INT\_DATAWIDTH = 0 (2-byte) on page 123.

<sup>1.</sup> Although the TX sequence pause location stops at 65, the external sequence counter should cycle through from 0–66 for proper operation as described in the external sequence counter operating sequence for 64B/67B for the case when TX\_INT\_DATAWIDTH = 0 (2-byte) on page 121.



Table 3-14: Valid Data Width Combinations for TX Asynchronous Gearbox
---

Interface Mode	Internal Datapath Width	Interface Width	XCLK (MHz)	TXUSRCLK (MHz)	TXUSRCLK2 (MHz)
Normal Mode	32	32	TX Line Rate/32	TX Line Rate/33	TX Line Rate/33
	32	64	TX Line Rate/32	TX Line Rate/33	TX Line Rate/66
CAUI Mode	32	64	TX Line Rate/32	TX Line Rate/32	TX Line Rate/66

While the TX synchronous gearbox requires you to pause transmission of your data during various sequence counter values, the TX asynchronous gearbox allows data to be continuously applied every TXUSRCLK2 cycle. TX buffer bypass is not supported when using the TX asynchronous gearbox as it bridges two clock domains that have different frequencies and phases. The TX asynchronous gearbox is also located in parallel to the TX buffer. Figure 3-14 shows the location of the TX asynchronous gearbox. 32 bits of data are always output by the TX asynchronous gearbox on every TX XCLK cycle. Alternating 34 bits (2-bit header and 32-bit payload) and 32 bits (32 bits payload) of data enter the TX asynchronous gearbox every TXUSRCLK cycle.




Figure 3-14: TX Clock Domain Example (TX\_INT\_DATAWIDTH = 1 (4-byte) and TX\_DATA\_WIDTH = 64)

When in normal mode, the datapath latency through the TX asynchronous gearbox is measured internally, and the reported latency can be accessed by reading a read-only register via DRP. The TX asynchronous gearbox is used in conjunction with the TX programmable dividers. TXOUTCLKSEL must be set to 3 'b101 and an appropriate divide value must be selected to create the required clock frequency for TXUSRCLK and TXUSRCLK2.



#### **Ports and Attributes**

Table 3-15 defines the TX asynchronous gearbox ports.

**Table 3-15: TX Asynchronous Gearbox Ports** 

Port Name	Dir	Clock Domain	Description
TXHEADER[5:0]	In	TXUSRCLK2	Input port to provide header. TXHEADER[1:0] is used in the normal mode and is used to provide the header for datastream A in CAUI interface mode. When in CAUI interface mode, TXHEADER[4:3] is used to provide the header for datastream B.
TXSEQUENCE[0]	In	TXUSRCLK2	TXSEQUNCE[0] is used to indicate on which TXUSRCLK2 cycle a header is provided onto the interface. On cycles where TXSEQUENCE[0] = 1 'b0, the header is present on TXHEADER.
			When using a 64-bit (8-byte) TXDATA interface to interconnect logic, tie TXSEQUENCE[0] to 1 'b0.
			When using a 32-bit (4-byte) TXDATA interface to interconnect logic, toggle TXSEQUENCE[0] every TXUSRCLK2 cycle.
TXBUFSTATUS[1:0]	Out	TXUSRCLK2	TXBUFSTATUS provides status for the TX Buffer or the TX asynchronous gearbox. When using the TX asynchronous gearbox, the port status is as follows.
			Bit 1:
			0: No TX asynchronous gearbox FIFO overflow.
			1: TX asynchronous gearbox FIFO overflow.
			Bit 0:
			0: No TX asynchronous gearbox FIFO underflow.
			1: TX asynchronous gearbox FIFO underflow.
			After the port is set High, it remains High until the TX asynchronous gearbox is reset.
TXLATCLK	In	Clock	Input port used to provide a clock for the TX asynchronous gearbox latency calculation.



Table 3-16 defines the TX asynchronous gearbox ports.

**Table 3-16: TX Asynchronous Gearbox Ports** 

Attribute	Туре	Description
GEARBOX_MODE	5-bit Binary	Selects the TX and RX gearbox operating modes.
		Bit 4:
		0: Select synchronous gearbox.
		1: Select asynchronous gearbox.
		Bit3:
		Unused. Set to 0.
		Bit 2:
		0: Normal mode.
		1: CAUI interface mode.
		Bit 1:
		Unused. Set to 0.
		Bit 0:
		0: 64B/67B gearbox mode (Only valid for synchronous gearbox).
		1: 64B/66B gearbox.
TXGEARBOX_EN	String	When TRUE, this attribute enables either the TX synchronous or asynchronous gearbox. Which TX gearbox is enabled depends on the GEARBOX_MODE attribute. When FALSE, this attribute disables the TX synchronous and asynchronous gearbox.
TXGBOX_FIFO_INIT_RD_ADDR	Integer	Initialization read address. Reserved. The recommended value from the UltraScale FPGAs Transceivers Wizard must be used.
TX_SAMPLE_PERIOD	3-bit Binary	Number of TXLATCLK cycles over which averaging takes place for latency calculation:
		• 3'b000:256
		• 3'b001: <b>512</b>
		• 3'b010: <b>1024</b>
		• 3'b011: 2048
		• 3'b100:4096
		• 3'b101:8192
		• 3'b110: <b>16384</b>
		• 3'b111: 32768
TXGBOX_FIFO_LATENCY	16-bit Binary	Measured latency in UI through the TX asynchronous gearbox averaged over TX_SAMPLE_PERIOD cycles. The reported latency is in units of 1/8 UI.
		The TXGBOX_FIFO_LATENCY read-only register is accessed via DRP. The address of this register is $0 \times 163$ for UltraScale FPGAs and $0 \times 263$ for UltraScale+ FPGAs.



# **Enabling the TX Asynchronous Gearbox**

To enable the TX asynchronous gearbox, TXGEARBOX\_EN must be set to TRUE. GEARBOX\_MODE[4] must be set to 1 'b1 to select the asynchronous gearbox. GEARBOX\_MODE[1] and GEARBOX\_MODE[3] are unused and must be set to 1 'b0. GEARBOX\_MODE[2] determines if the normal interface or CAUI interface is used. As the TX asynchronous gearbox only supports 64B/66B, GEARBOX\_MODE[0] must be set to 1 'b1.

#### TX Asynchronous Gearbox Bit and Byte Ordering

The TX asynchronous gearbox uses the same bit ordering as the TX synchronous gearbox. Refer to Figure 3-7 for additional details.

#### **Using the TX Asynchronous Gearbox**

As shown in Figure 3-15, the TX asynchronous gearbox uses TXSEQUENCE[0], TXDATA[63:0], and TXHEADER[1:0] inputs when in normal mode (GEARBOX\_MODE[2] =  $1 \cdot b0$ ).




Figure 3-15: TX Asynchronous Gearbox in Normal Mode (GEARBOX\_MODE[2] = 1 b0)

When using an 8-byte TXDATA interface (TX\_DATA\_WIDTH = 64), 2 bits of header and 64 bits of payload are placed onto TXHEADER and TXDATA every TXUSRCLK2 cycle. TXSEQUENCE[0] is tied Low when using a 64-bit (8-byte) TXDATA interface because a 2-bit header is provided every TXUSRCLK2 cycle.

When using a 4-byte TXDATA interface (TX\_DATA\_WIDTH = 32), a 2-bit header is placed onto TXHEADER[1:0] every other cycle, and half of the 64-bit payload is placed on TXDATA[31:0] every TXUSRCLK2. On the same TXUSRCLK2 cycles that TXHEADER[1:0] is used, TXSEQUENCE[0] must be asserted Low.



#### **Reading Datapath Latency**

The datapath latency through the TX asynchronous gearbox FIFO is calculated statistically using TXLATCLK, which is asynchronous to TX\_XCLK. TX\_SAMPLE\_PERIOD determines the number of TXLATCLK cycles over which averaging takes place. The measured latency value in TXGBOX\_FIFO\_LATENCY is updated once per sampling period, which is defined in TX\_SAMPLE\_PERIOD. The latency measurement is not supported in CAUI mode.

These settings are used to read the latency:

- Enable TX asynchronous gearbox under normal mode.
- Set TX\_SAMPLE\_PERIOD:
  - Higher averaging period gives more accurate latency value.
- Read TXGBOX\_FIFO\_LATENCY:
  - The value is in units of 1/8 UI.

#### **CAUI Interface**

The CAUI interface requires two data interfaces (datastream A and datastream B) connected to the transceiver. The CAUI interface mode is enabled by setting the GEARBOX\_MODE[2] to 1 'b1. When in CAUI interface mode and the TX asynchronous gearbox is selected, the only allowed settings for data width are TX\_INT\_DATAWIDTH = 1 (4-byte) and TX\_DATA\_WIDTH = 64 (8-byte).

As shown in Figure 3-16, the TX asynchronous gearbox uses TXSEQUENCE[0], TXDATA[63:0], and TXHEADER[4:0] inputs when in CAUI mode (GEARBOX\_MODE[2] = 1 'b1). Usage of the CAUI interface for each datastream is the same as described for normal mode when TX\_DATA\_WIDTH = 32 (4-byte).






Figure 3-16: TX Asynchronous Gearbox in CAUI Mode (GEARBOX\_MODE[2] = 1 'b1)

### **TX Buffer**

# **Functional Description**

The GTH transceiver TX datapath has two internal parallel clock domains used in the PCS: the PMA parallel clock domain (XCLK) and the TXUSRCLK domain. To transmit data, the XCLK rate must match the TXUSRCLK rate, and all phase differences between the two domains must be resolved. Figure 3-17 shows the XCLK and TXUSRCLK domains.






Figure 3-17: TX Clock Domains

The GTH transmitter includes a TX buffer and a TX phase alignment circuit to resolve phase differences between the XCLK and TXUSRCLK domains. The TX phase alignment circuit is used when TX buffer is bypassed (see TX Buffer Bypass, page 135). All TX datapaths must use either the TX buffer or the TX phase alignment circuit. Table 3-17 shows trade-offs between buffering and phase alignment.

Table 3-17: TX Buffering versus Phase Alignment

	TX Buffer	TX Phase Alignment
Ease of Use	The TX buffer is the recommended default to use when possible. It is robust and easier to operate.	Phase alignment is an advanced feature that requires extra logic and additional constraints on clock sources.  TXOUTCLKSEL must select the GTH transceiver reference clock as the source of TXOUTCLK to drive TXUSRCLK.
Latency	If low latency is critical, the TX buffer must be bypassed.	Phase alignment uses fewer registers in the TX datapath to achieve lower and deterministic latency.
TX Lane-to-Lane Deskew		The TX phase alignment circuit can be used to reduce the lane skew between separate GTH transceivers. All GTH transceivers involved must use the same line rate.
TXUSRCLK jitter sensitivity	No sensitivity to TXUSRCLK jitter.	Sensitive to TXUSRCLK jitter.



#### **Ports and Attributes**

Table 3-18 defines the TX buffer ports.

Table 3-18: TX Buffer Ports

Port	Dir	Clock Domain	Description
TXBUFSTATUS[1:0]	Out	TXUSRCLK2	TX buffer status.
			TXBUFSTATUS[1]: TX buffer overflow or underflow status. When TXBUFSTATUS[1] is set High, it remains High until the TX buffer is reset.
			1: TX FIFO has overflow or underflow.
			0: No TX FIFO overflow or underflow error.
			TXBUFSTATUS[0]: TX buffer fullness.
			1: TX FIFO is at least half full.
			0: TX FIFO is less than half full.

Table 3-19 defines the TX buffer attributes.

Table 3-19: TX Buffer Attributes

Attribute	Туре	Description
TXBUF_EN	Boolean	Use or bypass the TX buffer.
		TRUE: Uses the TX buffer (default).
		FALSE: Bypasses the TX buffer (advanced feature) or when the asynchronous gearbox is used.
TX_XCLK_SEL	String	Selects the clock source used to drive the PCS logic adjacent to the PMA.
		TXOUT: Selects PISO parallel clock as source of XCLK. Use when using the TX buffer.
		TXUSR: Selects TXUSRCLK as source of XCLK. Used when bypassing the TX buffer.
TXBUF_RESET_ON_RATE_CHANGE	Boolean	GTH transceiver internally generated TX buffer reset on rate change.
		TRUE: Enables auto TX buffer reset on rate change.
		FALSE: Disables auto TX buffer reset on rate change.
TXFIFO_ADDR_CFG	String	Low: Normal latency mode (Default).
		High: Increased phase margin mode.

# Using the TX Buffer

Reset the TX buffer whenever TXBUFSTATUS indicates an overflow or underflow condition. The TX buffer can be reset by using GTTXRESET, TXPCSRESET, or the GTH transceiver



internally generated TX buffer reset on rate change when TXBUF\_RESET\_ON\_RATE\_CHANGE = TRUE (see TX Initialization and Reset, page 62). Assertion of GTTXRESET triggers a sequence that resets the entire transmitter of the GTH transceiver. These settings are use to enable the TX buffer to resolve phase differences between the XCLK and TXUSRCLK domains:

- TXBUF\_EN = TRUE
- TX XCLK SEL = TXOUT

# **TX Buffer Bypass**

### **Functional Description**

The TX phase alignment circuit is used to adjust the phase difference between the PMA parallel clock domain (XCLK) and the TXUSRCLK domain in order to transfer data from the PCS into the PISO. It also performs the TX delay alignment by continuously adjusting the TXUSRCLK to compensate for the temperature and voltage variations. The combined TX phase and delay alignments can be automatically performed by the GTH transceiver or manually controlled. Refer to Figure 3-17, page 133 for the XCLK and TXUSRCLK domains and Table 3-17, page 133 for trade-offs between buffering and phase alignment.

Buffer bypass is an advanced feature that requires extra logic and additional constraints on clock sources. Contact your local FAE for solutions to improve interface margin if TXUSRCLK rate (Equation 3-1) is greater than 325 MHz.

#### **Ports and Attributes**

Table 3-20 defines the TX buffer bypass ports.

Table 3-20: TX Buffer Bypass Ports

Port	Dir	Clock Domain	Description
TXPHDLYRESET	In	Async	TX phase alignment hard reset to force TXOUTCLK to the center of the delay alignment tap. The delay alignment tap has a full range of ±4 ns and a half range of ±2 ns. This hard reset can be used to initiate the GTH transceiver to perform the TX phase and delay alignment automatically when all other TX buffer bypass input ports are set Low. Xilinx recommends using TXDLYSRESET only for phase and delay alignment.
TXPHALIGN	In	Async	Sets the TX phase alignment. Tied Low when using the auto alignment mode.
TXPHALIGNEN	In	Async	Enables the TX phase alignment in manual mode. Tied Low when using the auto mode.



Table 3-20: TX Buffer Bypass Ports (Cont'd)

Port	Dir	<b>Clock Domain</b>	Description
TXPHDLYPD	In	Async	TX phase and delay alignment circuit power down. Tied High when a) TX buffer bypass is not in use; b) TXPD is asserted, or c) TXOUTCLKSEL is set to 3 'b011 or 3 'b100 but the reference clock is not connected. Tied Low during TX buffer bypass mode normal operation.  0: Power-up the TX phase and delay alignment
			circuit.  1: Power-down the TX phase and delay alignment circuit.
TXPHINIT	In	Async	TX phase alignment initialization. Reserved. Tied Low when using the auto alignment mode.
TXPHOVRDEN	In	Async	TX phase alignment counter override enable. Tied Low when not in use.
			0: Normal operation.
			1: Enables TX phase alignment counter override with the value from TXPH_CFG[10:0].
TXDLYSRESET	In	Async	TX delay alignment soft reset to gradually shift TXOUTCLK to the center of the delay alignment tap. The delay alignment tap has a full range of ±4 ns and a half range of ±2 ns. This soft reset can be used to initiate the GTH transceiver to perform the TX phase and delay alignment automatically when all other TX buffer bypass input ports are set Low. TXPHDLYRESET and GTTXRESET force TXOUTCLK to the center of the delay alignment tap, which might cause a sudden phase shift within one clock cycle. TXPMARESET followed by TXDLYSRESET should be used to reset the transmitter and restart phase alignment without sudden phase shifts on TXOUTCLK.
TXDLYBYPASS	In	Async	TX delay alignment bypass.
			0: Uses the TX delay alignment circuit.
			1: Bypasses the TX delay alignment circuit.
TXDLYEN	In	Async	Enables the TX delay alignment in manual mode. Tied Low when using the auto mode.
TXDLYOVRDEN	In	Async	TX delay alignment counter override enable. Tied Low when not in use.
			0: Normal operation.
			1: Enables TX delay alignment counter override with the value from TXDLY_CFG[14:6].
TXPHDLYTSTCLK	In	Async	TX phase and delay alignment test clock. Used with TXDLYHOLD and TXDLYUPDOWN.



Table 3-20: TX Buffer Bypass Ports (Cont'd)

Port	Dir	Clock Domain	Description
TXDLYHOLD	In	Async	TX delay alignment hold. Used as a hold override when TXPHDLY_CFG0[1] = 1 to bypass the TX phase and delay alignment voter. Tied Low when not in use.
TXDLYUPDOWN	In	Async	TX delay alignment up or down. Used as an up or down override when TXPHDLY_CFG0[1] = 1 to bypass the TX phase and delay alignment voter. Tied Low when not in use.
TXPHALIGNDONE	Out	Async	TX phase alignment done. When the auto TX phase and delay alignment is used, the second rising edge of TXPHALIGNDONE detected after TXDLYSRESETDONE assertion indicates TX phase and delay alignment are done.
TXPHINITDONE	Out	Async	Indicates that TX phase alignment initialization is done.
TXDLYSRESETDONE	Out	Async	Indicates that TX delay alignment soft reset is done.
TXSYNCMODE	In	Async	This input needs to be set for single-lane auto mode and multi-lane auto mode. For multi-lane auto mode:
			0: TX buffer bypass slave lane.
			1: TX buffer bypass master lane.
			For single-lane auto mode, TXSYNCMODE should be tied High.
TXSYNCALLIN	In	Async	Reserved. Don't care.
TXSYNCIN	In	Async	Reserved. Don't care.
TXSYNCOUT	Out	Async	Reserved.
TXSYNCDONE	Out	Async	Reserved.

Table 3-21: TX Buffer Bypass Attributes

Attribute	Туре	Description
TXBUF_EN	Boolean	Use or bypass the TX buffer.
		TRUE: Uses the TX buffer (default).
		FALSE: Bypasses the TX buffer (advanced feature).
TX_XCLK_SEL	String	Selects the clock source used to drive the PCS logic adjacent to the PMA.
		TXOUT: Selects PISO parallel clock as the source of XCLK. Used when using the TX buffer.
		TXUSR: Selects TXUSRCLK as the source of XCLK. Used when bypassing the TX buffer.
TXPH_CFG	16-bit Binary	Reserved. Use the recommended value from the Wizard.
TXPH_MONITOR_SEL	5-bit Binary	Reserved. Use the recommended value from the Wizard.



Table 3-21: TX Buffer Bypass Attributes (Cont'd)

Attribute	Туре	Description
TXPHDLY_CFG0/	16-bit Binary	TX phase and delay alignment configuration.
TXPHDLY_CFG1		Reserved. Use the recommended value from the Wizard.
TXDLY_CFG	16-bit Binary	Reserved. Use the recommended value from the Wizard.
TXDLY_LCFG	9-bit Binary	Reserved. Use the recommended value from the Wizard.
TXDLY_TAP_CFG	16-bit Binary	Reserved. Use the recommended value from the Wizard.
TXSYNC_MULTILANE	1-bit Binary	Reserved. Use the recommended value from the Wizard.
TXSYNC_SKIP_DA	1-bit Binary	Reserved. Use the recommended value from the Wizard.
TXSYNC_OVRD	1-bit Binary	Reserved. Use the recommended value from the Wizard.
LOOPBACK_CFG	1-bit Binary	Reserved. Use the recommended value from the Wizard.
UltraScale+ FPGAs Only		
TX_FIFO_BYP_EN	1-bit Binary	In the TX serializer, use or bypass a secondary register stage with longer clock insertion delay to receive the parallel data from the PCS. Use of the secondary register improves the setup margin when the serializer clock also launches the data from the PCS (FIFO use mode; TX_XCLK_SEL = "TXOUT"). Bypassing the secondary register reduces the datapath latency for FIFO bypass mode. It also enables data beacon reception in the serializer and is therefore required for FIFO bypass mode.
TXPH_CFG2	16-bit Hex	Reserved. Use the recommended value from the Wizard.

# **TX Buffer Bypass Use Modes**

TX phase alignment can be performed on one channel (single lane) or a group of channels sharing a single TXOUTCLK (multi-lane). See Table 3-22 for use modes.

Table 3-22: TX Buffer Bypass Use Modes

TX Buffer Bypass	GTH Transceivers
Single Lane	Auto or Manual
Multi-lane Multi-lane	Auto or Manual

#### Notes:

1. In stacked silicon interconnect (SSI) technology devices, multi-lane TX buffer bypass crossing SLR boundaries is supported when TX\_INT\_DATAWIDTH = TX\_DATA\_WIDTH.



# **Using TX Buffer Bypass in Single-Lane Auto Mode**

Use these GTH transceiver settings to bypass the TX buffer:

- TXBUF\_EN = FALSE.
- TX\_XCLK\_SEL = TXUSR.
- TXOUTCLKSEL = 3 'b011 or 3 'b100 or 3 'b101 to select the GTH transceiver reference clock as the source of TXOUTCLK.

With the GTH transceiver reference clock selected, TXOUTCLK is used as the source of the TXUSRCLK. You must ensure that TXOUTCLK and the selected GTH transceiver reference clock are operating at the desired frequency. When the TX buffer is bypassed, the TX phase alignment procedure must be performed after these conditions:

- Resetting or powering up the GTH transceiver TX.
- Resetting or powering up the CPLL and/or QPLL.
- Change of the GTH transceiver reference clock source or frequency.
- Change of the TX line rate.

Figure 3-18 shows the required steps to perform the auto TX phase alignment and use the TX delay alignment to adjust TXUSRCLK to compensate for temperature and voltage variations.




Figure 3-18: TX Buffer Bypass—Single-Lane Auto Mode

Notes relevant to Figure 3-18:

- 1. The sequence of events in Figure 3-18 is not drawn to scale.
- 2. After conditions such as a GTH transmitter reset or TX rate change, TX phase alignment must be performed to align XCLK and TXUSRCLK. The TX phase and delay alignments are initiated by asserting TXDLYSRESET.
- 3. Wait until TXDLYSRESETDONE is High. TXDLYSRESETDONE will remain asserted for a minimum of 100 ns.
- 4. TX phase alignment is done when the second rising edge of TXPHALIGNDONE is detected. The first assertion of TXPHALIGNDONE will have a minimum pulse width of



100 ns. Upon the second rising edge of TXPHALIGNDONE, this signal should remain asserted until another alignment procedure is initiated.

- 5. An assertion/deassertion of GTTXRESET is required if TXPHALIGNDONE does not follow the sequence shown in Figure 3-18.
- 6. TX delay alignment continues to adjust TXUSRCLK to compensate for temperature and voltage variations.

# Using TX Buffer Bypass in Single-Lane Manual Mode

Use these GTH transceiver settings to bypass the TX buffer:

- TXBUF EN = FALSE.
- TX\_XCLK\_SEL = TXUSR.
- TXOUTCLKSEL = 3 'b011 or 3 'b100 or 3 'b101 to select the GTH transceiver reference clock as the source of TXOUTCLK.

With the GTH transceiver reference clock selected, TXOUTCLK is used as the source of the TXUSRCLK. You must ensure that TXOUTCLK and the selected GTH transceiver reference clock are operating at the desired frequency. When the TX buffer is bypassed, the TX phase alignment procedure must be performed after these conditions:

- Resetting or powering up the GTH transceiver TX.
- Resetting or powering up the CPLL and/or QPLL.
- Change of the GTH transceiver reference clock source or frequency.
- Change of the TX line rate.

Figure 3-19 shows the required steps to perform the manual TX phase alignment and use the TX delay alignment to adjust TXUSRCLK to compensate for temperature and voltage variations.






Figure 3-19: TX Buffer Bypass Example—Single-Lane Manual Mode

Notes relevant to Figure 3-19:

- 1. The sequence of events in Figure 3-19 is not drawn to scale.
- 2. Set the TXSYNC OVRD attribute to 1 'b1.
- 3. Set TXPHDLYRESET and TXDLYBYPASS to Low for all lanes.
- 4. Set TXPHALIGNEN to High.
- 5. Assert TXDLYSRESET. Hold this signal High until TXDLYSRESETDONE is asserted.
- 6. Deassert TXDLYSRESET after TXDLYSRESETDONE is asserted.
- 7. When TXDLYSRESET is deasserted, assert TXPHINIT. Hold this signal High until the rising edge of TXPHINITDONE is observed.
- 8. Deassert TXPHINIT.
- 9. Assert TXPHALIGN. Hold this signal High until the rising edge of TXPHALIGNDONE is observed.
- 10. Deassert TXPHALIGN.
- 11. Assert TXDLYEN. This causes TXPHALIGNDONE to be deasserted.
- 12. Hold TXDLYEN until the rising edge of TXPHALIGNDONE is observed.
- 13. TX delay alignment continues to adjust TXUSRCLK to compensate for temperature and voltage variations.



# Using the TX Phase Alignment to Minimize the TX Lane-to-Lane Skew

The TX phase alignment circuit can also be used to minimize skew between GTH transceivers. Figure 3-20 shows how the TX phase alignment circuit can reduce lane skew by aligning the XCLK domains of multiple GTH transceivers to a common clock source. Figure 3-20 shows multiple GTH transceiver lanes running before and after TX phase is aligned to a common clock. Before the TX phase alignment, all XCLKs have an arbitrary phase difference. After TX phase alignment, the only phase difference is the skew from the common clock, and all lanes transmit data simultaneously as long as the datapath latency is matched. TXUSRCLK and TXUSRCLK2 for all GTH transceivers must come from the same source and must be routed through a low skew clocking resource such as a BUFG\_GT for the TX phase alignment circuit to be effective.




Figure 3-20: TX Phase Alignment to Minimize TX Lane-to-Lane Skew

# Using TX Buffer Bypass in Multi-Lane Manual Mode

This section describes the steps required to perform the multi-lane TX buffer bypass alignment procedure manually.

- Master: In a multi-lane application, the buffer bypass master is the lane that is the source of TXOUTCLK. In a multi-lane application, the middle-most GTH transceiver should be selected to be the source of TXOUTCLK. For example, in a multi-lane application of 12 GTH transceivers consisting of 3 contiguous Quads, one of the middle GTH transceivers in the middle Quad should be selected as the source of TXOUTCLK.
- Slave: All the lanes that share the same TXUSRCLK/TXUSRCLK2, which is generated from the TXOUTCLK of the buffer bypass master.



Figure 3-21 shows an example of buffer bypass master versus slave lanes.




Figure 3-21: Example of Buffer Bypass Master versus Slave Lanes

These GTH transceiver settings are used to bypass the TX buffer:

- TXBUF\_EN = FALSE.
- TX\_XCLK\_SEL = TXUSR.
- TXOUTCLKSEL = 3 'b011 or 3 'b100 or 3 'b101 to select the GTH transceiver reference clock as the source of TXOUTCLK.

With the GTH transceiver reference clock selected, TXOUTCLK is used as the source of the TXUSRCLK. You must ensure that TXOUTCLK and the selected GTH transceiver reference clock is running and operating at the desired frequency. When the TX buffer is bypassed, the TX phase alignment procedure must be performed after these conditions:

- Resetting or powering up the GTH transmitter.
- Resetting or powering up the CPLL, QPLL, or both.
- Change of the GTH transceiver reference clock source or frequency.
- Change of the TX line rate.






Figure 3-22 shows the required steps to perform manual TX phase and delay alignment.

Figure 3-22: TX Phase and Delay Alignment in Manual Mode

Notes relevant to Figure 3-22:

- 1. The sequence of events shown in Figure 3-22 is not drawn to scale.
- 2. M<sub>\_\*</sub> denotes ports related to the master lane.
- 3. S<sub>\*</sub> denotes ports related to the slave lane(s).
- 4. Set the TXSYNC\_OVRD attribute to 1 'b1.
- 5. Set TXPHDLYRESET and TXDLYBYPASS to Low for all lanes.
- 6. Set TXPHALIGNEN to High for all lanes.
- 7. Assert TXDLYSRESET for all lanes. Hold this signal High until TXDLYSRESETDONE of the respective lane is asserted.
- 8. Deassert TXDLYSRESET for the lane in which the TXDLYSRESETDONE is asserted.
- 9. When TXDLYSRESET of all lanes are deasserted, assert TXPHINIT for the master lane. Hold this signal High until the rising edge of TXPHINITDONE of the master lane is observed. If TXPHINITDONE is High due to the sequence having completed once before



- already, assertion of TXPHINIT causes TXPHINITDONE to deassert. TXPHINITDONE stays Low for a minimum of one TXUSRCLK cycle.
- 10. Deassert TXPHINIT for the master lane.
- 11. Assert TXPHALIGN for the master lane. Hold this signal High until the rising edge of TXPHALIGNDONE of the master lane is observed.
- 12. Deassert TXPHALIGN for the master lane.
- 13. Assert TXDLYEN for the master lane. This causes TXPHALIGNDONE to be deasserted.
- 14. Hold TXDLYEN for the master lane High until the rising edge of TXPHALIGNDONE of the master lane is observed.
- 15. Deassert TXDLYEN for the master lane.
- 16. Assert TXPHINIT for all slave lane(s). Hold this signal High until the rising edge of TXPHINITDONE of the respective slave lane is observed.
- 17. Deassert TXPHINIT for the slave lane in which the TXPHINITDONE is asserted.
- 18. When TXPHINIT for all slave lane(s) are deasserted, assert TXPHALIGN for all slave lane(s). Hold this signal High until the rising edge of TXPHALIGNDONE of the respective slave lane is observed.
- 19. Deassert TXPHALIGN for the slave lane in which the TXPHALIGNDONE is asserted.
- 20. When TXPHALIGN for all slave lane(s) are deasserted, assert TXDLYEN for the master lane. This causes TXPHALIGNDONE of the master lane to be deasserted.
- 21. Wait until TXPHALIGNDONE of the master lane reasserts. Phase and delay alignment for the multi-lane interface is complete. Continue to hold TXDLYEN for the master lane High to adjust TXUSRCLK to compensate for temperature and voltage variations.



### Using TX Buffer Bypass in Multi-Lane Auto Mode

For GTH transceivers, when a multi-lane application requires TX buffer bypass, phase alignment can be performed manually or automatically. This section describes the steps required to perform the multi-lane TX buffer bypass alignment procedure automatically.

- Master: In a multi-lane application, the buffer bypass master is the lane that is the source of TXOUTCLK.
- Slave: These are all the lanes that share the same TXUSRCLK/TXUSRCLK2, which is generated from the TXOUTCLK of the buffer bypass master.

Figure 3-23 shows an example of buffer bypass master versus slave lanes.




Figure 3-23: Example of Buffer Bypass Master versus Slave Lanes

Use these settings to bypass the TX buffer:

- TXBUF\_EN = FALSE.
- TX\_XCLK\_SEL = TXUSR.
- TXOUTCLKSEL = 3 'b011 or 3 'b100 or 3 'b101 to select the GTH transceiver reference clock as the source of TXOUTCLK.



With the GTH transceiver reference clock selected, TXOUTCLK is used as the source of the TXUSRCLK. You must ensure that TXOUTCLK and the selected GTH transceiver reference clock is running and operating at the desired frequency. When the TX buffer is bypassed, the TX phase alignment procedure must be performed after these conditions:

- Resetting or powering up the GTH transmitter.
- Resetting or powering up the PLL.
- Change of the GTH transceiver reference clock source or frequency.
- Change of the TX line rate.

To set up TX buffer bypass in multilane, auto mode, set these attributes:

- TXSYNC MULTILANE = 1
- TXSYNC\_OVRD = 0

Set the ports as shown in Figure 3-24.




Figure 3-24: TX Buffer Bypass, Multilane, Auto Mode Port Connection






Figure 3-25 shows the required steps to perform manual TX phase and delay alignment.

Figure 3-25: TX Buffer Bypass Example, Multi-Lane Auto Mode

Notes relevant to Figure 3-25:

- 1. The sequence of events shown in Figure 3-25 is not drawn to scale.
- 2. M<sub>\_\*</sub> denotes ports related to the master lane.
- 3. S<sub>\*</sub> denotes ports related to the slave lane(s).
- 4. After conditions such as a GTH transmitter reset or TX rate change, TX phase alignment must be performed to align XCLK and TXUSRCLK. The TX phase and delay alignments are initiated by asserting TXDLYSRESET.
- 5. Wait until TXDLYSRESETDONE is High. TXDLYSRESETDONE stays asserted for a minimum of 100 ns.
- 6. When TXSYNCDONE of the master lane is asserted, the alignment procedure is completed. This signal remains asserted until the alignment procedure is re-initiated.
- 7. Upon the assertion of TXSYNCDONE of the master lane, TXPHALIGNDONE of the master lane indicates whether alignment is achieved and maintained.
- 8. TX delay alignment continues to adjust TXUSRCLK to compensate for temperature and voltage variations.



# TXUSRCLK and RXUSRCLK Sharing Using Both TX and RX Buffer Bypass in Multi-Lane Auto Mode

For GTH transceivers, when a multi-lane application requires both TX and RX buffer bypass, the sharing of TXUSRCLK and RXUSRCLK can be performed. This section describes the requirements needed to accomplish this.

- Global master: In a multi-lane application using both TX and RX buffer bypass, the buffer bypass master is the lane that is the source of TXOUTCLK.
- Slave: These are all the lanes that share the same TXUSRCLK/TXUSRCLK2/RXUSRCLK/ RXUSRCLK2, which is generated from the TXOUTCLK of the buffer bypass master. All slave lanes must skip delay alignment. The RX master channel should also set RXSYNC\_SKIP\_DA = 1 b1 to operate as a slave and skip delay alignment.

Figure 3-26 shows an example of TXUSRCLK/TXUSRCLK2 and RXUSRCLK sharing.






Figure 3-26: Example of TXUSRCLK/RXUSRCLK Sharing

Notes relevant to Figure 3-26:

- 1. The phase alignment procedure as defined in Using TX Buffer Bypass in Multi-Lane Auto Mode, page 146 should be followed.
- 2. TX phase alignment needs to complete before starting the RX phase alignment.
- 3. Only the TX global master channel can perform the delay alignment.
- 4. All slave TX and RX channels must operate as slaves and skip delay alignment in auto mode.
- 5. The RX master channel also needs to set RXSYNC\_SKIP\_DA = 1 'b1 to operate as a slave and skip delay alignment.



6. The above mode is supported when TX and RX are synchronous.

### TX Pattern Generator

### **Functional Description**

Pseudo-random bit sequences (PRBS) are commonly used to test the signal integrity of high-speed links. These sequences appear random but have specific properties that can be used to measure the quality of a link. The GTH transceiver pattern generator block can generate several industry-standard PRBS patterns listed in Table 3-23.

**Table 3-23:** Supported PRBS Patterns

Name	Polynomial	Length of Sequence	Description
PRBS-7	$1 + X^6 + X^7$	2 <sup>7</sup> - 1 bits	Used to test channels with 8B/10B.
PRBS-9	1 + X <sup>5</sup> + X <sup>9</sup>	2 <sup>9</sup> - 1 bits	ITU-T Recommendation O.150, Section 5.1. PRBS-9 is one of the recommended test patterns for SFP+.
PRBS-15	1 + X <sup>14</sup> + X <sup>15</sup>	2 <sup>15</sup> - 1 bits	ITU-T Recommendation O.150, Section 5.3. PRBS-15 is often used for jitter measurement because it is the longest pattern the Agilent DCA-J sampling scope can handle.
PRBS-23	$1 + X^{18} + X^{23}$	2 <sup>23</sup> - 1 bits	ITU-T Recommendation O.150, Section 5.6. PRBS-23 is often used for non-8B/10B encoding schemes. It is one of the recommended test patterns in the SONET specification.
PRBS-31	1 + X <sup>28</sup> + X <sup>31</sup>	2 <sup>31</sup> - 1 bits	ITU-T Recommendation O.150, Section 5.8. PRBS-31 is often used for non-8B/10B encoding schemes. It is a recommended PRBS test pattern for 10 Gigabit Ethernet. See IEEE 802.3ae-2002.

In addition to PRBS patterns, the GTH transceiver supports 16 UI, 20 UI, 32 UI, or 40 UI square wave test patterns, depending on internal data width as well as a 2-UI square wave test pattern and PCI Express® compliance pattern generation. Clocking patterns are usually used to check PLL random jitter often done with a spectrum analyzer.

**Table 3-24: PCI Express Compliance Pattern** 

Symbol	K28.5	D21.5	K28.5	D10.2
Disparity	0	1	1	0
Pattern	0011111010	1010101010	1100000101	0101010101






Figure 3-27: 20-UI Square Wave

The error insertion function is supported to verify link connection and also for jitter tolerance tests. When an inverted PRBS pattern is necessary, TXPOLARITY signal is used to control polarity.




Figure 3-28: TX Pattern Generator Block



#### **Ports and Attributes**

Table 3-25 defines the pattern generator ports.

**Table 3-25:** Pattern Generator Ports

Port Name	Dir	Clock Domain	Description
TXPRBSSEL[3:0]	In	TXUSRCLK2	Transmitter PRBS generator test pattern control.
			4 ' b0000: Standard operation mode (test pattern generation is off)
			4'b0001: PRBS-7
			4'b0010: PRBS-9
			4'b0011: PRBS-15
			4'b0100: PRBS-23
			4'b0101: PRBS-31
			4 ' b1000: PCI Express compliance pattern. Only works with internal data width 20 bit and 40 bit modes
			4 ' b1001: Square wave with 2 UI (alternating 0s/1s)
			4 ' b1010: Square wave with 16 UI, 20 UI, 32 UI, or 40 UI period (based on internal data width)
TXPRBSFORCEERR	In	TXUSRCLK2	When this port is driven High, and the TXUSRCLK frequency equals TXUSRCLK2, a single error is forced in the PRBS transmitter and the output data pattern contains one error for every TXUSRCLK2 clock cycle while the port is asserted. If the TXUSRCLK frequency is twice the TXUSRCLK2 frequency, two errors are produced for every TXPRBSFORCEERR pulse. When TXPRBSSEL is set to 4 'b0000, this port does not affect TXDATA.

Table 3-26 defines the pattern generator attribute.

**Table 3-26:** Pattern Generator Attribute

Attribute	Туре	Description
RXPRBS_ERR_LOOPBACK	1-bit Binary	When set to 1, causes RXPRBSERR bit to be internally looped back to TXPRBSFORCEERR of the same GTH transceiver. This allows synchronous and asynchronous jitter tolerance testing without worrying about data clock domain crossing.  When set to 0, TXPRBSFORCEERR forces onto the TX PRBS.

#### **Using TX Pattern Generator**

In all but one use mode, the TX pattern generator can simply be enabled by changing the value of the TXPRBSSEL port to select the desired pattern. When the TX asynchronous gearbox is enabled, these additional steps must be taken to enable the TX pattern generator:



- 1. Put the PCS into reset by asserting TXPCSRESET.
- 2. Set attribute TXGEARBOX\_EN to 1 'b0 and TXBUF\_EN to 1 'b1 via the DRP.
- 3. Set port TXOUTCLKSEL to 3 'b010 (TXOUTCLKPMA).
- 4. Set port TXPRBSSEL to the desired pattern.
- 5. Release the PCS from reset by deasserting TXPCSRESET and wait for TXRESETDONE to assert.

To return to TX asynchronous gearbox mode, the above changes must be reversed as described below:

- 1. Put the PCS into reset by asserting TXPCSRESET.
- 2. Set the attribute TXGEARBOX\_EN to 1 'b1 and TXBUF\_EN to 1 'b0 via the DRP.
- 3. Set port TXOUTCLKSEL to 3 'b101 (TXPROGDIVCLK).
- 4. Set port TXPRBSSEL to 4 'b0000.
- 5. Release the PCS from reset by deasserting TXPCSRESET and wait for TXRESETDONE to assert.

# **TX Polarity Control**

### **Functional Description**

If TXP and TXN differential traces are accidentally swapped on the PCB, the differential data transmitted by the GTH transceiver TX is reversed. One solution is to invert the parallel data before serialization and transmission to offset the reversed polarity on the differential pair. The TX polarity control can be accessed through the TXPOLARITY input from the interconnect logic interface. It is driven High to invert the polarity of outgoing data.

#### **Ports and Attributes**

Table 3-27 defines the ports required for TX polarity control.

Table 3-27: TX Polarity Control Ports

Port	Dir	Clock Domain	Description
TXPOLARITY	In	TXUSRCLK2	The TXPOLARITY port is used to invert the polarity of outgoing data.
			0: Not inverted. TXP is positive, and TXN is negative.
			1: Inverted. TXP is negative, and TXN is positive.



#### **Using TX Polarity Control**

TXPOLARITY can be tied High if the polarity of TXP and TXN needs to be reversed.

# **TX Fabric Clock Output Control**

### **Functional Description**

The TX Clock Divider Control block has two main components: serial clock divider control and parallel clock divider and selector control. The clock divider and selector details are illustrated in Figure 3-29.




Figure 3-29: TX Serial and Parallel Clock Divider



Notes relevant to Figure 3-29:

- 1. TXOUTCLKPCS and TXOUTCLKFABRIC are redundant outputs. Use TXOUTCLK for new designs.
- 2. TXOUTCLK is used as the source of the interconnect logic clock via BUFG\_GT.
- 3. There is only one CPLL in the GTHE3/4\_CHANNEL. The QPLL from the GTHE3/4\_COMMON can also be used, when applicable.
- 4. The selection of the /2 or /4 divider block is controlled by the TX\_INT\_DATAWIDTH attribute from the GTHE3/4\_CHANNEL primitive. /2 is selected when TX\_INT\_DATAWIDTH = 0 (2-byte internal datapath) and /4 is selected when TX\_INT\_DATAWIDTH = 1 (4-byte internal datapath).
- 5. The selection of the /4 or /5 divider block is controlled by the TX\_DATA\_WIDTH attribute from the GTHE3/4\_CHANNEL primitive. /4 is selected when TX\_DATA\_WIDTH = 16, 32, or 64. /5 is selected when TX\_DATA\_WIDTH = 20, 40, or 80.
- 6. For details about placement constraints and restrictions on clocking resources (IBUFDS\_GTE3/4, BUFG\_GT, BUFG\_GT\_SYNC, etc.), refer to the *UltraScale Architecture Clocking Resources User Guide* (UG572) [Ref 3].
- 7. The clock output from IBUFDS\_GTE3/4 should only be used after a delay of 250 µs after GTPOWERGOOD asserts High. For UltraScale+ FPGAs, the Wizard version 1.7 or later automatically gates the GTPOWERGOOD to meet this requirement.

#### Serial Clock Divider

Each transmitter PMA module has a D divider that divides down the clock from the PLL for lower line rate support. This serial clock divider, D, can be set statically for applications with a fixed line rate or it can be changed dynamically for protocols with multiple line rates.

To use the D divider in fixed line rate applications, the TXOUT\_DIV attribute must be set to the appropriate value, and the TXRATE port needs to be tied to 3 'b000. Refer to the Static Setting via Attribute column in Table 3-28 for details.

To use the D divider in multiple line rate applications, the TXRATE port is used to dynamically select the D divider value. The TXOUT\_DIV attribute and the TXRATE port must select the same D divider value upon device configuration. After device configuration, the TXRATE is used to dynamically change the D divider value. Refer to the Dynamic Control via Ports column in Table 3-28 for details.

The control for the serial divider is shown in Table 3-28. For details about the line rate range per speed grade, refer to the data sheets [Ref 6].



Table 3-28: TX PLL Output Divider Setting

D Divider Value	Static Setting via Attribute	Dynamic Control via Ports
1	TXOUT_DIV = 1	TXOUT_DIV = Ignored
1	TXRATE = 3'b000	TXRATE = 3 'b001
2	TXOUT_DIV = 2	TXOUT_DIV = Ignored
2	TXRATE = 3'b000	TXRATE = 3'b010
4	TXOUT_DIV = 4	TXOUT_DIV = Ignored
4	TXRATE = 3'b000	TXRATE = 3'b011
8	TXOUT_DIV = 8	TXOUT_DIV = Ignored
8	TXRATE = 3'b000	TXRATE = 3'b100
16	TXOUT_DIV = 16	TXOUT_DIV = Ignored
10	TXRATE = 3'b000	TXRATE = 3'b101

#### Parallel Clock Divider and Selector

The parallel clock outputs from the TX clock divider control block can be used as an interconnect logic clock, depending on the line rate requirement.

The recommended clock for the interconnect logic is the TXOUTCLK from one of the GTH transceivers. It is also possible to bring the MGTREFCLK directly to the interconnect logic and use as the interconnect logic clock. TXOUTCLK is preferred for general applications as it has an output delay control used for applications that bypass the TX buffer for output lane deskewing or constant datapath delay. Refer to TX Buffer Bypass, page 135 for more details.

The TXOUTCLKSEL port controls the input selector and allows these clocks to be output via the TXOUTCLK port:

- TXOUTCLKSEL = 3 'b001: The TXOUTCLKPCS path is not recommended for use because it incurs extra delay from the PCS block.
- TXOUTCLKSEL = 3 'b010: TXOUTCLKPMA is the divided down PLL clock after the TX phase interpolator and is used by the TX PCS block. This clock is interrupted when the PLL is reset by one of the related reset signals.
- TXOUTCLKSEL = 3 'b011 or 3 'b100: TXPLLREFCLK\_DIV1 or TXPLLREFCLK\_DIV2 is the input reference clock to the CPLL or QPLL, depending on the TXSYSCLKSEL setting. TXPLLREFCLK is the recommended clock for general usage and is required for the TX buffer bypass mode.
- TXOUTCLKSEL = 3 'b0101: TXPROGDIVCLK is the divided down PLL clock after the TX Programmable Divider. See TX Programmable Divider for more details.



#### TX Programmable Divider

The TX programmable divider shown in Figure 3-29 uses one of the PLL output clocks to generate a parallel output clock. By using the transceiver PLL, TX programmable divider, and BUFG\_GT, TXOUTCLK (TXOUTCLKSEL = 101) can be used as a clock source for the interconnect logic. The supported divider values are 4, 5, 8, 10, 16, 16.5, 20, 32, 33, 40, 64, 66, 80, and 100.

The high-speed clock multiplexer controlled by TX\_PROGCLK\_SEL is set based on the application requirements:

- 00: The post TX phase interpolator (PI) clock path can be used to generate a parallel clock with a certain ppm offset created by the TX PI. In this use case, one transceiver PLL is shared for the datapath and clock generation path. The clock signal is interrupted if the channel or the source PLL is being reset. To use this path, set the attribute to POSTPI.
- 01: The pre TX PI clock path can be used to generate a system clock to support applications where minimal or fixed latency is needed. In this use case, one transceiver PLL is shared for the datapath and clock generation path. The clock signal is interrupted only if the source PLL is being reset. To use this path, set the attribute to *PREPI*.
- 10: In applications where the QPLL clock might be interrupted during reconfiguration, the bypass clock path provides the flexibility to use the CPLL to generate a stable parallel clock for the interconnect logic.

Table 3-29 and Table 3-30 show the programmable divider ports and attribute, respectively.

Table 3-29:	TX Programmable Divider P	'ort
-------------	---------------------------	------

Port	Dir	Clock Domain	Description
TXPROGDIVRESET	In	Async	This active-High port resets the dividers as well as the TXPRGDIVRESETDONE indicator. A reset must be performed whenever the input clock source is interrupted.
TXPRGDIVRESETDONE	Out	Async	When the input clock is stable and reset is performed, this active-High signal indicates the rest is completed and the output clock is stable.

Table 3-30: TX Programmable Divider Attribute

Attribute	Туре	Description
TX_PROGDIV_CFG	UltraScale FPGAs: 16-bit Hex UltraScale+ FPGAs: 16-bit Float	TX programmable divider ratio. Valid settings are 0.0, 4.0, 5.0, 8.0, 10.0, 16.0, 16.5, 20.0, 32.0, 33.0, 40.0, 64.0, 66.0, 80.0, and 100.0. Setting TX_PROGDIV_CFG to 0.0 powers down the divider.



Table 3-30: TX Programmable Divider Attribute (Cont'd)

Attribute	Туре	Description
TX_PROGDIV_RATE	16-bit Hex	UltraScale+ FPGAs only:
		Reserved.
TX_DIVRESET_TIME	5-Bit Binary	Reserved. Represents the time duration to apply the TX programmable divider reset. Use the recommended value from the Wizard. This must be a non-zero value when using TXPROGDIVRESET to initiate the reset process.

#### **Ports and Attributes**

Table 3-31 defines the ports required for TX fabric clock output control.

Table 3-31: TX Fabric Clock Output Control Ports

Port	Dir	Clock Domain	Description
TXOUTCLKSEL[2:0]	In	Async	This port controls the multiplexer select signal in Figure 3-29.
			3 ' b000: Static 1
			3 'b001: TXOUTCLKPCS path
			3 'b010: TXOUTCLKPMA path
			3 'b011: TXPLLREFCLK_DIV1 path
			3 'b100: TXPLLREFCLK_DIV2 path
			3 'b101: TXPROGDIVCLK
			Others: Reserved.
TXRATE[2:0]	In	TXUSRCLK2	This port dynamically controls the setting for the TX serial clock divider D (see Table 3-28), and it is used with the TXOUT_DIV attribute.
			3 'b000: Use the TXOUT_DIV divider value
			3 'b001: Set the D divider to 1
			3 'b010: Set the D divider to 2
			3 'b011: Set the D divider to 4
			3 'b100: Set the D divider to 8
			3 'b101: Set the D divider to 16
TXOUTCLKFABRIC	Out	Clock	TXOUTCLKFABRIC is a redundant output reserved for testing. Use TXOUTCLK with TXOUTCLKSEL = 3 'b011 instead.
TXOUTCLK	Out	Clock	TXOUTCLK is the recommended clock output to the interconnect logic. The TXOUTCLKSEL port is the input selector for TXOUTCLK and allows the PLL input reference clock to the interconnect logic.
TXOUTCLKPCS	Out	Clock	TXOUTCLKPCS is a redundant output. Use TXOUTCLK with TXOUTCLKSEL = 3 'b001 instead.



Table 3-31: TX Fabric Clock Output Control Ports (Cont'd)

Port	Dir	Clock Domain	Description
TXRATEDONE	Out	TXUSRCLK2	The TXRATEDONE port is asserted High for one TXUSRCLK2 cycle in response to a change on the TXRATE port. The TRANS_TIME_RATE attribute defines the period of time between a change on the TXRATE port and the assertion of TXRATEDONE.
TXDLYBYPASS	In	Async	TX delay alignment bypass:
			0: Uses the TX delay alignment circuit. Set to 1 'b0 when the TX buffer is bypassed.
			1: Bypasses the TX delay alignment circuit. Set to 1 'b1 when the TX buffer is used.
TXRATEMODE	In	Async	Determines if TXRATE asynchronously controls the D output divider in the TX PMA.
			0: Synchronous. When set to 1 'b0, an automatic reset sequence occurs in response to a change on the TXRATE port.
			1: Asynchronous

The transceiver has an internal 25 MHz clock derived from the reference clock from the [TX/RX]\_CLK25\_DIV setting. The 25 MHz clock is used as a synchronizer and timer for various transceiver operations such as reset, power management, rate change, OOB, and beaconing. Set [TX/RX]\_CLK25\_DIV to achieve 25 MHz or as close as possible. For SATA OOB, this internal clock must be 25 MHz. Table 3-32 defines the attributes required for TX fabric clock output control.

Table 3-32: TX Fabric Clock Output Control Attributes

Attribute	Туре	Description
TRANS_TIME_RATE	8-bit Hex	Reserved. Use the recommended value from the Wizard. This attribute determines when PHYSTATUS and TXRATEDONE are asserted after a rate change.
TXBUF_RESET_ON_RATE_CHANGE	Boolean	When set to TRUE, this attribute enables an automatic TX buffer reset during a rate change event initiated by a change in TXRATE.
TXOUT_DIV	Integer	This attribute controls the setting for the TX serial clock divider. This attribute is only valid when TXRATE = 3 'b000. Otherwise the D divider value is controlled by TXRATE. Valid settings are 1, 2, 4, 8, and 16.
TX_PROGCLK_SEL	String	Set to POSTPI to select the clock path after the TX phase interpolator.
		Set to PREPI to select the clock path before the TX phase interpolator.
		Set to CPLL to select the clock path from the CPLL.



Table 3-32: TX Fabric Clock Output Control Attributes (Cont'd)

Attribute	Туре	Description
TX_CLK25_DIV	Integer	This attribute sets a divider that divides down TXPLLREFCLK_DIV1 to generate an internal clock that is used for some of the logic inside the TX portion of the transceiver.
		1: TXPLLREFCLK_DIV1 ≤ 25 MHz
		2: 25 MHz ≤ TXPLLREFCLK_DIV1 ≤ 50 MHz
		3: 50 MHz ≤ TXPLLREFCLK_DIV1 ≤ 75 MHz
		4: 75 MHz ≤ TXPLLREFCLK_DIV1 ≤ 100 MHz
		5: 100 MHz ≤ TXPLLREFCLK_DIV1 ≤ 125 MHz
		6: 125 MHz ≤ TXPLLREFCLK_DIV1 ≤ 150 MHz
		7: 150 MHz ≤ TXPLLREFCLK_DIV1 ≤ 175 MHz
		8: 175 MHz ≤ TXPLLREFCLK_DIV1 ≤ 200 MHz
		9: 200 MHz ≤ TXPLLREFCLK_DIV1 ≤ 225 MHz
		10: 225 MHz ≤ TXPLLREFCLK_DIV1 ≤ 250 MHz
		11: 250 MHz ≤ TXPLLREFCLK_DIV1 ≤ 275 MHz
		12: 275 MHz ≤ TXPLLREFCLK_DIV1 ≤ 300 MHz
		13: 300 MHz ≤ TXPLLREFCLK_DIV1 ≤ 325 MHz
		14: 325 MHz ≤ TXPLLREFCLK_DIV1 ≤ 350 MHz
		15: 350 MHz ≤ TXPLLREFCLK_DIV1 ≤ 375 MHz
		16: 375 MHz ≤ TXPLLREFCLK_DIV1 ≤ 400 MHz
		17: 400 MHz ≤ TXPLLREFCLK_DIV1 ≤ 425 MHz
		18: 425 MHz ≤ TXPLLREFCLK_DIV1 ≤ 450 MHz
		19: 450 MHz ≤ TXPLLREFCLK_DIV1 ≤ 475 MHz
		20: 475 MHz ≤ TXPLLREFCLK_DIV1 ≤ 500 MHz
		21: 500 MHz ≤ TXPLLREFCLK_DIV1 ≤ 525 MHz
		22: 525 MHz ≤ TXPLLREFCLK_DIV1 ≤ 550 MHz
		23: 550 MHz ≤ TXPLLREFCLK_DIV1 ≤ 575 MHz
		24: 575 MHz ≤ TXPLLREFCLK_DIV1 ≤ 600 MHz
		25: 600 MHz ≤ TXPLLREFCLK_DIV1 ≤ 625 MHz
		26: 625 MHz ≤ TXPLLREFCLK_DIV1 ≤ 650 MHz
		27: 650 MHz ≤ TXPLLREFCLK_DIV1 ≤ 675 MHz
		28: 675 MHz ≤ TXPLLREFCLK_DIV1 ≤ 700 MHz
		29: 700 MHz ≤ TXPLLREFCLK_DIV1 ≤ 725 MHz
		30: 725 MHz ≤ TXPLLREFCLK_DIV1 ≤ 750 MHz
		31: 750 MHz ≤ TXPLLREFCLK_DIV1 ≤ 775 MHz
		32: 775 MHz ≤ TXPLLREFCLK_DIV1 ≤ 820 MHz



# **TX Phase Interpolator PPM Controller**

# **Functional Description**

The TX Phase Interpolator Parts Per Million (TXPIPPM) Controller module provides support for dynamically controlling the TX phase interpolator (TX PI). Located in the TX PCS, its inputs come from the TX interface and it outputs to the TX PMA. Applications exist that require fine-tune control of the data in the TX PMA. Control of the output clock from the PLL is achieved through a TX PI, which in turn can be controlled by the TX phase interpolator PPM controller module. The interconnect logic can control the TX PI in the TX PMA through the use of the TX Phase Interpolator PPM Controller module in the PCS.

#### **Ports and Attributes**

Table 3-33 defines the ports required for the TX Phase Interpolator PPM Controller.

Table 3-33: TX Phase Interpolator PPM Controller Ports

Port	Dir	Clock Domain	Description
TXPIPPMEN	In	TXUSRCLK/ TXUSRCLK2	1 'b0: Disables the TX Phase Interpolator PPM Controller block. The TX PI is not updated with a PI code and retains the previous PI code.
			1 'b1: Enables the TX Phase Interpolator PPM Controller block. The TX PI is updated with a PI code every TXPI_SYNFREQ_PPM[2:0] cycles.
TXPIPPMOVRDEN	In	Async	1 'b0: Normal operation
			1 'b1: Enables direct control of the PI Code output to the TX PI in the TX PMA. Use with TXPI_PPM_CFG[6:0] to program the value of PI code.
TXPIPPMSEL	In	Async	Set to 1'b1 when using the TX PI PPM controller, otherwise set to 1'b0.
TXPIPPMPD	In	Async	1 'b0: Does not power down the TX Phase Interpolator PPM Controller module.
			1 'b1: Powers down the TX Phase Interpolator PPM Controller module.
TXPIPPMSTEPSIZE[4:0]	In	TXUSRCLK/	TXPIPPMSTEPSIZE[4]:
		TXUSRCLK2	1 'b1: Increments PI code.
			1 'b0: Decrements PI code.
			TXPIPPMSTEPSIZE[3:0] is the amount to increment or decrement PI code. Its values range from 0 to 15.



Table 3-34 defines the TX Phase Interpolator PPM Controller attributes.

**Table 3-34:** TX Phase Interpolator PPM Controller Attributes

Attribute	Туре	Description
TXPI_SYNFREQ_PPM[2:0]	3-bit Binary	This attribute specifies how often PI Code to the TX PI is updated. It is updated every (TXPI_SYNFREQ_PPM[2:0] + 1) cycles. All values are valid except for 3 'b000. Use the Wizard's default value for this attribute.
TXPI_PPM_CFG[7:0]	8-bit Binary	When TXPIPPMOVRDEN = 1 'b1, program the lower 7 bits of this attribute to one of the 128 values output to the TX PI. The most significant bit needs to be pulsed (asserted High and then Low) for the TX PI to register the new 7-bit value of TXPI_PPM_CFG[6:0].
TXPI_CFG0	2-bit Binary	Reserved. Use the recommended value from the Wizard.
TXPI_CFG1	2-bit Binary	Reserved. Use the recommended value from the Wizard.
TXPI_CFG2	2-bit Binary	Reserved. Use the recommended value from the Wizard.
TXPI_CFG3	1-bit Binary	Reserved. Use the recommended value from the Wizard.
TXPI_CFG4	1-bit Binary	Reserved. Use the recommended value from the Wizard.
TXPI_CFG5	3-bit Binary	Reserved. Use the recommended value from the Wizard.
TXPI_INVSTROBE_SEL	1-bit Binary	Reserved. Tied to 1 'b0 for UltraScale+ FPGAs, and 1 'b1 for UltraScale FPGAs.
TXPI_GRAY_SEL	1-bit Binary	1 'b0: TXPIPPMSTEPSIZE[3:0] is binary encoded.
		1 'b1: TXPIPPMSTEPSIZE[3:0] is gray encoded.
TXPI_PPMCLK_SEL	String	Reserved.
TXPI_PPM	1-bit Binary	UltraScale+ FPGAs only:
		Enable gating reset to TXPIPPM controller in PCS.
TXPI_CFG	16-bit Hex	UltraScale+ FPGAs only:
		TX PI configuration.

# **TX Phase Interpolator PPM Controller Use Mode**

#### **Continuous PI Code Update Mode**

The continuous PI code update mode can be used when there is a fixed lead/lag relationship between the two clocks of interest. This use mode allows for the TX output of the GTH transceiver to be running at a fixed ppm offset from the reference clock. An example use case would be a frequency re-synthesizer as shown in Figure 3-30. Data might be received at one frequency and retransmitted at a different frequency without requiring additional external clock sources.






Figure 3-30: Data Stream Frequency Re-synthesis Using TXPIPPM

The frequency offset can be generated by setting TXPIPPMSTEPSIZE[4] to increment or decrement the counter, and TXPIPPMSTEPSIZE[3:0] according to Equation 3-3 for the amount of offset required. In this mode, TXPIPPMEN should be held at 1 'b1 whenever frequency offset is required.

$$f_{\mathsf{offset\_in\_ppm}} = \ 10^6 \times \frac{\mathsf{TXPIPPMSTEPSIZE[3:0]}}{64 \times \mathsf{TXOUT\_DIV} \times \mathsf{TX\_INT\_DATAWIDTH} \times (\mathsf{TXPI\_SYNFREQ\_PPM} + 1)} \quad \textit{Equation 3-3}$$

While using the TXPIPPM in continuous stepping mode, certain timing requirements must be met when updating the step size. Each new step size should be synchronized to the TXUSRCLK or TXUSRCLK2 domain, depending on the design configuration. More details on the proper clock domain are described at the end of this section. The new step size value should be present for exactly (TXPI\_SYNFREQ\_PPM[2:0] + 1) clock cycles. If TXPI\_SYNFREQ\_PPM[2:0] is set to a default value of 1, in this configuration the new step size update pulse should be stable for exactly two clock cycles.

#### PI Code Stepping Mode

The TXPIPPM controller can be used to manually adjust the TX PI controller. This use mode allows for a controllable phase relationship between the reference clock and the TX output of the GTH transceiver. The TX phase can be advanced or moved back by setting TXPIPPMSTEPSIZE[4], and then adjusting TXPIPPMSTEPSIZE[3:0] according to Equation 3-4 for the appropriate step size. In this mode, TXPIPPMEN should be pulsed for two TXUSRCLK cycles to move the PI controller by one step.

$$STEP\_SIZE(UI) = \frac{TXPIPPMSTEPSIZE[3:0]}{64 \times TXOUT DIV}$$
 Equation 3-4

There are specific timing requirements for using the TXPIPPM in stepping mode. In this mode, the TXPIPPMEN must be asserted High for exactly (TXPI\_SYNFREQ\_PPM[2:0] + 2) clock cycles during the TX PI update. The new TXPIPPMSTEPSIZE value must arrive one clock cycle prior to the assertion of the TXPIPPMEN pulse and it must be stable for exactly (TXPI\_SYNFREQ\_PPM[2:0] + 3) clock cycles. In Figure 3-31, TXPI\_SYNFREQ\_PPM[2:0] is set to the default value of 1, each TXPIPPMEN pulse needs to be stable for exactly three clock cycles, and each TXPIPPMSTEPSIZE needs to be stable for exactly four clock cycles.






Figure 3-31: TXPI Stepping Mode Timing Diagram



**IMPORTANT:** The corresponding clock domain for the TXPIPPM controller depends on the actual design configuration. If the internal data width equals TX\_DATA\_WIDTH, the user can choose either TXUSRCLK or TXUSRCLK2 to trigger the TXPIPPM controller. If the internal data width is less than TX\_DATA\_WIDTH, the user must use TXUSRCLK to trigger the TXPIPPM controller.

# **TX Configurable Driver**

# **Functional Description**

The GTH transceiver TX driver is a high-speed current-mode differential output buffer. To maximize signal integrity, it includes these features:

- Differential voltage control
- Pre-cursor and post-cursor transmit pre-emphasis
- Calibrated termination resistors






Figure 3-32: TX Configurable Driver Block Diagram

#### **Ports and Attributes**

Table 3-35 defines the TX configurable driver ports.

**Table 3-35: TX Configurable Driver Ports** 

Port	Dir	Clock Domain	Description
TXBUFDIFFCTRL[2:0]	In	Async	UltraScale FPGAs only:
			Pre-driver Swing Control. The default is 3'b000 (nominal value).
			Do <i>not</i> modify this value.
TXDEEMPH[0:0]	In	Async	UltraScale FPGAs only:
			TX de-emphasis control for PCI Express PIPE 3.0 interface. This signal is mapped internally to TXPOSTCURSOR via attributes.
			0: 6.0 dB de-emphasis (TX_DEEMPH0[5:0] attribute)
			1: 3.5 dB de-emphasis (TX_DEEMPH1[5:0] attribute)
TXDEEMPH[1:0]	In	Async	UltraScale+ FPGAs only:
			TX de-emphasis control for PCI Express PIPE 3.0 interface. This signal is mapped internally to TXPOSTCURSOR via attributes.
			00: 6.0 dB de-emphasis (TX_DEEMPH0[5:0] attribute)
			01: 3.5 dB de-emphasis (TX_DEEMPH1[5:0] attribute)



Table 3-35: TX Configurable Driver Ports (Cont'd)

Port	Dir	Clock Domain		Description
TXDIFFCTRL[3:0]	In	Async	UltraScale FPGAs on	ıly:
			Driver Swing Contro values are in mV <sub>PPD</sub> .	ol. The default is user specified. All listed
			[3:0]	mV <sub>PPD</sub>
			4'b0000	170
			4'b0001	250
			4'b0010	320
			4'b0011	390
			4'b0100	460
			4'b0101	530
			4'b0110	600
			4'b0111	660
			4'b1000	730
			4'b1001	780
			4'b1010	840
			4'b1011	900
			4'b1100	950
			4'b1101	1000
			4'b1110	1040
			4'b1111	1080
				peak differential voltage is defined when 5 'b00000 and TXPRECURSOR =



Table 3-35: TX Configurable Driver Ports (Cont'd)

Port	Dir	Clock Domain		Description	
TXDIFFCTRL[4:0]	In	Async	UltraScale+ FPGAs	only:	
			Driver Swing Controvalues are in mV <sub>PPE</sub>	ol. The default is user spe o.	cified. All listed
			[4:1]	Amplitude (mV <sub>PPD</sub> )	
			4'b0000	134	
			4'b0001	199	
			4'b0010	265	
			4'b0011	330	
			4'b0100	396	
			4'b0101	460	
			4'b0110	523	
			4'b0111	587	
			4'b1000	647	
			4'b1001	707	
			4'b1010	765	
			4'b1011	822	
			4'b1100	873	
			4'b1101	921	
			4'b1110	963	
			4'b1111	1000	
			differential voltage	0] is not used. The peak-t is defined when TXPOSTO PRECURSOR = 5 ' b00000	CURSOR =
TXELECIDLE	In	TXUSRCLK2		nal forces MGTHTXP and	
		(TXPDELECIDLEMODE makes this port asynchronous)	to Common mode,	creating an electrical idle	signal.
TXINHIBIT	In	TXUSRCLK2		nal blocks transmission coognation of the desired o	of TXDATA and
TXMAINCURSOR[6:0]	In	Async		rsor coefficients to be dir SEL attribute is set to 1 ' b	
			≤ TXMAINCURSOR coe	oefficient units – TXPRECURSO fficient units coefficient units – TXPRECURS	
			Settings below 51 cused.	or above 80 are invalid an	d should not be
				be used in parallel with <sup>-</sup> red TX output swing.	TXMAINCURSOR



Table 3-35: TX Configurable Driver Ports (Cont'd)

Port	Dir	Clock Domain			D	escription	
TXMARGIN[2:0]	In	Async	signa			Express PIPE 3.0 ally to TXDIFFCTR	Interface. These L/TXBUFDIFFCTRL
			[2:0]	Full Range	Half Range	Full Range Attribute	Half Range Attribute
			000	800-1200	400-700	TX_MARGIN_FULL_0	TX_MARGIN_LOW_0
			001	800-1200	400-700	TX_MARGIN_FULL_1	TX_MARGIN_LOW_1
			010	800-1200	400-700	TX_MARGIN_FULL_2	TX_MARGIN_LOW_2
			011	200-400	100-200	TX_MARGIN_FULL_3	TX_MARGIN_LOW_3
			100	100-200	100-200	TX_MARGIN_FULL_4	TX_MARGIN_LOW_4
			101		•	•	
		11			defa	ult to "DIRECT" mod	e
			111				
TXQPIBIASEN	In	Async	Enables the GND bias on the TX output as required by the QPI specification.			equired by the QPI	
TXQPISENN	Out	Async	Sense	e output th	at register	s a 1 or 0 on the	MGTHTXN pin.
TXQPISENP	Out	Async	Sense	output th	at register	s a 1 or 0 on the	MGTHTXP pin.
TXQPISTRONGPDOWN	In	Async	Ultras	Scale FPGA	s only:		
		-			put strong QPI proto		ole handshaking as
TXQPIWEAKPUP	In	Async			. ,	to MGTAVTT to by the QPI protoc	



Table 3-35: TX Configurable Driver Ports (Cont'd)

In	Async	Transmitter pos	st-cursor TX pre	-emphasis control	The defect
In Async	is user specified		ies (dB) are typical.		
		[4:0]	Emphasis (dB)	Coefficient Units	
		5'b00000	0.00	0	
		5'b00001	0.22	1	
		5'b00010	0.45	2	
		5'b00011	0.68	3	
		5'b00100	0.92	4	
		5'b00101	1.16	5	
		5'b00110	1.41	6	
		5'b00111	1.67	7	
		5'b01000	1.94	8	
		5'b01001	2.21	9	
		5'b01010	2.50	10	
		5'b01011	2.79	11	
		5'b01100	3.10	12	
		5'b01101	3.41	13	
		5'b01110	3.74	14	
		5'b01111	4.08	15	
		5'b10000	4.44	16	
		5'b10001	4.81	17	
		5'b10010	5.19	18	
		5'b10011		19	
		5'b10100	6.02	20	
		5'b10101	6.47	21	
		5'b10110		22	
		5'b10111	7.43	23	
		5'b11000	7.96	24	
		5'b11001	8.52	25	
		5'b11010			
		5'b11011			
		5'b11100		28	
		5'b11101	11.21	29	
		5'b11110	12.04	30	
		5'b11111	12.96	31	
			5'b00000 5'b00010 5'b00011 5'b00010 5'b00101 5'b00100 5'b00111 5'b01000 5'b01001 5'b01001 5'b01100 5'b01101 5'b01100 5'b01111 5'b01000 5'b10011 5'b10000 5'b10011 5'b10010 5'b10011 5'b10010 5'b10011 5'b10010 5'b10011 5'b10110 5'b10111 5'b10100 5'b10111 5'b10100 5'b10111 5'b10100 5'b10111 5'b10100 5'b10111 5'b10100 5'b11010 5'b11010 5'b11010 5'b11010 5'b11011	5'b00000       0.00         5'b00001       0.22         5'b00010       0.45         5'b00011       0.68         5'b00100       0.92         5'b00101       1.16         5'b00110       1.41         5'b01000       1.94         5'b01001       2.21         5'b01001       2.50         5'b0101       2.50         5'b0101       2.79         5'b01101       3.41         5'b01101       3.74         5'b01111       4.08         5'b01111       4.08         5'b01011       5.60         5'b10001       4.81         5'b10010       5.19         5'b10011       5.60         5'b10010       6.02         5'b10101       6.47         5'b10101       6.47         5'b10101       6.94         5'b1001       7.96         5'b11001       8.52         5'b1101       9.12         5'b1101       9.76         5'b1101       10.46         5'b11101       11.21         5'b11101       12.04	5 boood       0.00       0         5 boood       0.22       1         5 boood       0.45       2         5 bood       0.68       3         5 bood       0.92       4         5 bood       1.16       5         5 bood       1.41       6         5 bood       1.41       6         5 bood       1.41       6         5 bood       1.44       6         5 bood       1.44       8         5 bood       1.94       8         5 bood       1.94       8         5 bood       10       2.50         10       2.50       10         5 bood       10       2.50         10       5 bood       10         5 bood       10       12         5 bood       14       14



Table 3-35: TX Configurable Driver Ports (Cont'd)

Port	Dir	Clock Domain	Description			
TXPRECURSOR[4:0]	In	Async	Transmitter pre-cuser specified. A		nphasis control. The defa dB) are typical.	ult is
			[4:0]	Emphasis (dB)	Coefficient Units	
			5'b00000	0.00	0	
			5'b00001	0.22	1	
			5'b00010	0.45	2	
			5'b00011	0.68	3	
			5'b00100	0.92	4	
			5'b00101	1.16	5	
			5'b00110	1.41	6	
			5'b00111	1.67	7	
			5'b01000	1.94	8	
			5'b01001	2.21	9	
			5'b01010	2.50	10	
			5'b01011	2.79	11	
			5'b01100	3.10	12	
			5'b01101	3.41	13	
			5'b01110	3.74	14	
			5'b01111	4.08	15	
			5'b10000	4.44	16	
			5'b10001	4.81	17	
			5'b10010	5.19	18	
			5'b10011	5.60	19	
			5'b10100	6.02	20	
			5'b10101	6.02	20	
			5'b10110	6.02	20	
			5'b10111	6.02	20	
			5'b11000	6.02	20	
			5'b11001	6.02	20	
			5'b11010	6.02	20	
			5'b11011	6.02	20	
			5'b11100	6.02	20	
			5'b11101	6.02	20	
			5'b11110	6.02	20	
			5'b11111	6.02	20	
			TXPOSTCURSOR	=5'b00000	are defined when the =  20log10 (Vlow/Vhigh)	)
MGTHTXP MGTHTXN	Out (Pad)	TX Serial Clock	Differential comp differential trans pads. The location	olements of one mit output pair. ons of these por	another forming a These ports represent the ts must be constrained (s rought to the top level of	he see



Table 3-35: TX Configurable Driver Ports (Cont'd)

Port	Dir	Clock Domain	Description
TXSWING	In	Async	TX swing control for PCI Express PIPE 3.0 Interface. This signal is mapped internally to TXDIFFCTRL/TXBUFDIFFCTRL.  0: Full swing  1: Low swing
TXDIFFPD	In	Async	UltraScale FPGAs only: Reserved.
TXPISOPD	In	Async	Reserved.

Table 3-36 defines the TX configurable driver attributes.

**Table 3-36: TX Configurable Driver Attributes** 

Attribute	Туре	Description
TX_DEEMPH0[5:0]	6-bit Binary	This attribute has the value of TXPOSTCURSOR[4:0] that has to be mapped when TXDEEMPH = 0. TX_DEEMPH0[4:0] = TXPOSTCURSOR[4:0].
		Do not modify this value.
TX_DEEMPH1[5:0]	6-bit Binary	This attribute has the value of TXPOSTCURSOR[4:0] that has to be mapped when TXDEEMPH = 1. TX_DEEMPH1[4:0] = TXPOSTCURSOR[4:0].
		Do not modify this value.
TX_DEEMPH2[5:0]	6-bit Binary	UltraScale+ FPGAs only:
		Sets transmitter at 0 db de-emphasis at 5 Gb/s.
TX_DEEMPH3[5:0]	C hit Dinam	UltraScale+ FPGAs only:
	6-bit Binary	Reserved de-emphasis setting for TX when TXDEEMPH = 2 'b11.
TX_DRIVE_MODE	String	This attribute selects whether PCI Express PIPE 3.0 pins or TX Drive Control pins control the TX driver. The default is "DIRECT."  DIRECT: TXBUFDIFFCTRL, TXDIFFCTRL, TXPOSTCURSOR, TXPRECURSOR and TXMAINCURSOR (If TX_MAINCURSOR_SEL = 1'b1) control the TX driver settings.
		PIPE: TXDEEMPH, TXMARGIN, TXSWING, TXPRECURSOR and TXMAINCURSOR (If TX_MAINCURSOR_SEL = 1'b1) control the TX driver settings.
		PIPEGEN3: TXMARGIN, TXSWING, TXPOSTCURSOR, TXPRECURSOR and TXMAINCURSOR (If TX_MAINCURSOR_SEL = 1'b1) control the TX driver settings.
TX_MAINCURSOR_SEL	1-bit Binary	Allows independent control of the main cursor.
		1 'b0: The TXMAINCURSOR coefficient is automatically determined by the equation: 80 – TXPOSTCURSOR coefficient – TXPRECURSOR coefficient
		1 'b1: TXMAINCURSOR coefficient can be independently set by the TXMAINCURSOR pins within the range specified in the pin description.



Table 3-36: TX Configurable Driver Attributes (Cont'd)

Attribute	Туре	Description
TX_MARGIN_FULL_0[6:0]	7-bit Binary	This attribute has the value of TXBUFDIFFCTRL[2:0] and TXDIFFCTRL[3:0] that has to be mapped when TXMARGIN = 000 and TXSWING = 0.
		$TX\_MARGIN\_FULL\_0 = TXBUFDIFFCTRL[2:0], TXDIFFCTRL[3:0].$
TX_MARGIN_FULL_1[6:0]	7-bit Binary	This attribute has the value of TXBUFDIFFCTRL[2:0] and TXDIFFCTRL[3:0] that has to be mapped when TXMARGIN = 001 and TXSWING = 0.
		$TX\_MARGIN\_FULL\_1 = TXBUFDIFFCTRL[2:0], TXDIFFCTRL[3:0].$
TX_MARGIN_FULL_2[6:0]	7-bit Binary	This attribute has the value of TXBUFDIFFCTRL[2:0] and TXDIFFCTRL[3:0] that has to be mapped when TXMARGIN = 010 and TXSWING = 0.
		$TX\_MARGIN\_FULL\_2 = TXBUFDIFFCTRL[2:0], TXDIFFCTRL[3:0].$
TX_MARGIN_FULL_3[6:0]	7-bit Binary	This attribute has the value of TXBUFDIFFCTRL[2:0] and TXDIFFCTRL[3:0] that has to be mapped when TXMARGIN = 011 and TXSWING = 0.
		$TX\_MARGIN\_FULL\_3 = TXBUFDIFFCTRL[2:0], TXDIFFCTRL[3:0].$
TX_MARGIN_FULL_4[6:0]	7-bit Binary	This attribute has the value of TXBUFDIFFCTRL[2:0] and TXDIFFCTRL[3:0] that has to be mapped when TXMARGIN = 100 and TXSWING = 0.
		$TX_MARGIN_FULL_4 = TXBUFDIFFCTRL[2:0], TXDIFFCTRL[3:0].$
TX_MARGIN_LOW_0[6:0]	7-bit Binary	This attribute has the value of TXBUFDIFFCTRL[2:0] and TXDIFFCTRL[3:0] that has to be mapped when TXMARGIN = 000 and TXSWING = 1.
		$TX\_MARGIN\_LOW\_0 = TXBUFDIFFCTRL[2:0], TXDIFFCTRL[3:0].$
TX_MARGIN_LOW_1[6:0]	7-bit Binary	This attribute has the value of TXBUFDIFFCTRL[2:0] and TXDIFFCTRL[3:0] that has to be mapped when TXMARGIN = 001 and TXSWING = 1.
		$TX\_MARGIN\_LOW\_1 = TXBUFDIFFCTRL[2:0], TXDIFFCTRL[3:0].$
TX_MARGIN_LOW_2[6:0]	7-bit Binary	This attribute has the value of TXBUFDIFFCTRL[2:0] and TXDIFFCTRL[3:0] that has to be mapped when TXMARGIN = 010 and TXSWING = 1.
		$TX\_MARGIN\_LOW\_2 = TXBUFDIFFCTRL[2:0], TXDIFFCTRL[3:0].$
TX_MARGIN_LOW_3[6:0]	7-bit Binary	This attribute has the value of TXBUFDIFFCTRL[2:0] and TXDIFFCTRL[3:0] that has to be mapped when TXMARGIN = 011 and TXSWING = 1.
		$TX\_MARGIN\_LOW\_3 = TXBUFDIFFCTRL[2:0], TXDIFFCTRL[3:0].$
TX_MARGIN_LOW_4[6:0]	7-bit Binary	This attribute has the value of TXBUFDIFFCTRL[2:0] and TXDIFFCTRL[3:0] that has to be mapped when TXMARGIN = 100 and TXSWING = 1.
		$TX\_MARGIN\_LOW\_4 = TXBUFDIFFCTRL[2:0], TXDIFFCTRL[3:0].$
TX_QPI_STATUS_EN	1-bit Binary	Enables the QPI signals to be passed into the interconnect logic.



Table 3-36: TX Configurable Driver Attributes (Cont'd)


Attribute	Туре	Description	
TX_EIDLE_ASSERT_DELAY	3-bit Binary	Programmable delay between TXELECIDLE assertion to TXP/N entering electrical idle. Use the recommended value from the Wizard.	
TX_EIDLE_DEASSERT_DELAY	3-bit Binary	Programmable delay between TXELECIDLE de-assertion to TXP/Nexiting electrical idle. Use the recommended value from the Wizard.	
TX_LOOPBACK_DRIVE_HIZ	1-bit Binary	Reserved. Use the recommended value from the Wizard.	
TXDRVBIAS_P	3-bit Binary	UltraScale FPGAs only:	
		Reserved. Use the recommended value from the Wizard.	
TXDRVBIAS_N	3-bit Binary	Reserved. Use the recommended value from the Wizard.	
TX_DCD_CFG	6-bit Binary	ry UltraScale FPGAs only:	
		Reserved. Use the recommended value from the Wizard.	
TX_DCD_EN	1-bit Binary	UltraScale FPGAs only:	
		Reserved. Use the recommended value from the Wizard.	
TX_PREDRV_CTRL	2-bit Decimal	UltraScale+ FPGAs only:	
		TX pre-driver tail controls. Increasing this tail current changes slew rate and output swing.	

# TX Receiver Detect Support for PCI Express Designs

# **Functional Description**

The PCI Express specification includes a feature that allows the transmitter on a given link to detect if a receiver is present. The decision if a receiver is present is based on the rise time of TXP/TXN. Figure 3-33 shows the circuit model used for receive detection. The GTH transceiver must be in the P1 power down state to perform receiver detection. Receiver detection requires an external coupling capacitor between the transmitter and receiver, and the receiver must be terminated. Refer to the *PCI Express Base Specification* for the actual value of the external coupling capacitor in Gen1, Gen2, or Gen3 applications. The receiver detection sequence starts with the assertion of TXDETECTRX. In response, the receiver detection logic drives TXN and TXP to (V<sub>DD</sub> - V<sub>SWING</sub>/2) and then releases them. After a programmable interval, the levels of TXN and TXP are compared with a threshold voltage. At the end of the sequence, the receiver detection status is presented on RXSTATUS when PHYSTATUS is asserted High for one cycle.





UG576\_c3\_27\_050217

Figure 3-33: Receiver Detection Circuit Model

**Note:** Refer to the *PCI Express Base Specification* for the actual value of the external coupling capacitor in Gen1, Gen2, or Gen3 applications.

#### **Ports and Attributes**

Table 3-37 describes the TX receiver detection ports.

Table 3-37: TX Receiver Detection Ports

Port	Dir	Clock Domain	Description
TXDETECTRX	In	TXUSRCLK2	Used to tell the GTH transceiver to begin a receiver detection operation.
			0: Normal operation.
			1: Receiver detection.
TXPD[1:0]	In	TXUSRCLK2 (TXPDELECIDLEMODE makes this port asynchronous)	Power up or down the TX and RX of the GTH transceiver. In PCI Express mode, tie TXPD and RXPD to the same source. To perform receiver detection, set these signals to the P1 power saving state.
RXPD[1:0]	In	Async	00: P0 power state for normal operation.
			01: P0s power saving state with low recovery time latency.
			10: P1 power saving state with longer recovery time latency.
			11: P2 power saving state with lowest power.
PHYSTATUS	Out	RXUSRCLK2	In PCI Express mode, this signal is used to communicate completion of several GTH transceiver functions, including power management state transitions, rate change, and receiver detection. During receiver detection, this signal is asserted High to indicate receiver detection completion.



Table 3-37: TX Receiver Detection Ports (Cont'd)

Port	Dir	Clock Domain	Description
RXSTATUS[2:0]	Out	RXUSRCLK2	During receiver detection, this signal is read when PHYSTATUS is asserted High. Only these encodings are valid during receiver detection:
			000: Receiver not present.
			011: Receiver present.

Table 3-38: TX Receiver Detection Attributes

Attribute	Туре	Description	
TX_RXDETECT_CFG	14-bit Binary	Reserved. Use the recommended value from the Wizard.	
TX_RXDETECT_REF	UltraScale FPGAs:	Reserved. Use the recommended value from the Wizard.	
	3-bit Binary		
	UltraScale+ FPGAs:		
	3-bit Decimal		

#### Using the TX Receiver Detection for PCI Express

While in the P1 power state, the GTH transceiver can be instructed to perform a receiver detection operation to determine if there is a receiver at the other end of the link. Figure 3-34 shows an example use mode on how to perform receiver detection in PCI Express mode.




Figure 3-34: PCI Express Receiver Detection

**Note:** Figure 3-34 shows the sequence of events for the receiver present case and is not drawn to scale.

Notes relevant to Figure 3-34:

- 1. Ensure that the GTH transceiver has successfully entered the P1 power state with [TX/RX]PD = 2'd2 before receiver detection is performed by asserting TXDETECTRX.
- 2. Wait for PHYSTATUS = 1'd1 to read RXSTATUS on the same PCLK cycle. In PCI Express mode, PCLK is [TX/RX]USRCLK. If RXSTATUS = 3'd3, then the receiver is present. If



RXSTATUS = 3'd0, then the receiver is not present. Deassert TXDETECTRX to exit receiver detection.

# **TX Out-of-Band Signaling**

# **Functional Description**

Each GTH transceiver provides support for generating the out-of-band (OOB) sequences described in the Serial ATA (SATA), Serial Attach SCSI (SAS) specification, and beaconing described in the PCI Express specification.

#### **Ports and Attributes**

Table 3-39 shows the OOB signaling related ports.

**Table 3-39: TX OOB Signaling Ports** 

Port	Dir	Clock Domain	Description
TXCOMFINISH	Out	TXUSRCLK2	Indicates completion of transmission of the last SAS or SATA COM beacon.
TXCOMINIT	In	TXUSRCLK2	Initiates transmission of the COMINIT sequence for SATA/SAS.
TXCOMSAS	In	TXUSRCLK2	Initiates transmission of the COMSAS sequence for SAS.
TXCOMWAKE	In	TXUSRCLK2	Initiates transmission of the COMWAKE sequence for SATA/SAS.
TXPDELECIDLEMODE	In	Async	Determines if TXELECIDLE and TXPD should be treated as synchronous or asynchronous signals.
			1: Asynchronous
			0: Synchronous
TXPD[1:0]	In	TXUSRCLK2 (TXPDELECIDLEMODE	Powers down the TX lane according to the PCI Express encoding.
		makes this port	00: P0 normal operation
		asynchronous)	01: P0s low recovery time power down
			10: P1 longer recovery time, RecDet still on
			11: P2 lowest power state.
			Attributes can control the transition times between these power down mode (PD_TRANS_TIME_FROM_P2, PD_TRANS_TIME_TO_P2).



Table 3-40 shows the OOB signaling attributes.

Table 3-40: TX OOB Signaling Attributes

Attribute	Туре	Description
SATA_CPLL_CFG	String	Configuration bits for the CPLL setting related to SAS/SATA.
		VCO_3000MHZ = Full rate mode
		$VCO_1500MHZ = \frac{1}{2}$ rate mode
		VCO_750MHZ = ¼ rate mode
SATA_BURST_SEQ_LEN[3:0]	4-bit Binary	N+1 number of bursts in a COM sequence for SAS/SATA where N is the SATA_BURST_SEQ_LEN value.
TX_IDLE_DATA_ZERO	1-bit Binary	When enabled, data sent to the PMA is all zeros during electrical idle. Use the recommended value from the Wizard.



# Receiver

### **RX Overview**

### **Functional Description**

This section shows how to configure and use each of the functional blocks inside the receiver (RX). Each GTH transceiver includes an independent receiver, made up of a PCS and a PMA. Figure 4-1 shows the blocks of the GTH transceiver RX. High-speed serial data flows from traces on the board into the PMA of the GTH transceiver RX, into the PCS, and finally into the interconnect logic. Refer to Figure 2-11, page 45 for the description of the channel clocking architecture, which provides clocks to the RX and TX clock dividers.




Figure 4-1: GTH Transceiver RX Block Diagram

The key elements within the GTH transceiver RX are:

- 1. RX Analog Front End, page 180
- 2. RX Out-of-Band Signaling, page 187
- 3. RX Equalizer (DFE and LPM), page 193



- 4. RX CDR, page 208
- 5. RX Fabric Clock Output Control, page 215
- 6. RX Margin Analysis, page 222
- 7. RX Polarity Control, page 233
- 8. RX Pattern Checker, page 234
- 9. RX Byte and Word Alignment, page 236
- 10. RX 8B/10B Decoder, page 248
- 11. RX Buffer Bypass, page 253
- 12. RX Elastic Buffer, page 267
- 13. RX Clock Correction, page 273
- 14. RX Channel Bonding, page 282
- 15. RX Synchronous Gearbox, page 293
- 16. RX Interface, page 312

# **RX Analog Front End**

# **Functional Description**

The RX analog front end (AFE) is a high-speed current-mode input differential buffer (see Figure 4-2). It has these features:

- Configurable RX termination voltage
- Calibrated termination resistors






Figure 4-2: RX Analog Front End

## **Ports and Attributes**

Table 4-1 defines the RX AFE ports.

Table 4-1: RX AFE Ports

Port	Dir	Clock Domain	Description
GTHRXN, GTHRXP	In (Pad)	RX Serial Clock	Differential complements of one another forming a differential receiver input pair. These ports represent pads. The location of these ports must be constrained (see Implementation, page 23) and brought to the top level of the design.
RXQPISENN	Out	Async	Sense output that registers a 1 or 0 on the GTHRXN pin.
RXQPISENP	Out	Async	Sense output that registers a 1 or 0 on the GTHRXP pin.
RXQPIEN	In	Async	Enables and disables buffers that drive the sense output ports RXQPISENP and RXQPISENN:
			1 'b0: Disables buffers
			1 ' b1: Enables buffers
RXTERMINATION	In	Async	UltraScale+ FPGAs only:
			Reserved. Use the recommended value from the Wizard.



Table 4-2 defines the RX AFE attributes.

**Table 4-2: RX AFE Attributes** 

Attribute	Туре	Description
RX_CM_SEL[1:0]	UltraScale FPGAs:	Controls the mode for the RX termination voltage.
	2-bit Binary	2'b00 - AVTT
	UltraScale+ FPGAs:	2'b01 - GND
	Integer	2 ' b10 - Floating
		2 ' b11 - Programmable
RX_CM_TRIM[3:0]	UltraScale FPGAs:	Controls the Common mode in Programmable mode.
	4-bit Binary	4′b0000 - <b>260 mV</b>
	UltraScale+ FPGAs:	4′b0001 - 260 mV
	Integer	4'b0010 - <b>306 mV</b>
		4'b0011 - 345 mV
		4′b0100 - 388 mV
		4'b0101 - <b>430 mV</b>
		4′b0110 - <b>520 mV</b>
		4′b0111 - <b>563 mV</b>
		4'b1000 - 610 mV
		4'b1001 - <b>700</b> mV
		4'b1010 - <b>800</b> mV
		4'b1011 - 830 mV
		4'b1100 - <b>875</b> mV
		4'b1101 - <b>915</b> mV
		4'b1110 - <b>960</b> mV
		4'b1111 - <b>1030</b> mV
TERM_RCAL_CFG	15-bit Binary	Bits [14:0] Controls the internal termination calibration circuit. Reserved. Use the recommended value from the Wizard.
TERM_RCAL_OVRD	3-bit Binary	Bits [2:0]: Selects whether the external $100\Omega$ precision resistor is connected to the MGTRREF pin or a value defined by TERM_RCAL_CFG [14:0]. Reserved. Use the recommended value from the Wizard.
RX_CM_BUF_CFG	4-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_CM_BUF_PD	1-bit Binary	Reserved. Use the recommended value from the Wizard.



## **GTH Use Modes—RX Termination**

Table 4-3: Use Mode 1—RX Termination

Use Mode	External AC Coupling	Term Voltage (mV)	Usage Notes
			Attribute settings:
1	On	800	• RX_CM_SEL[1:0] = 2'b11
			• RX_CM_TRIM[3:0] = 4'b1010

Note: For PCIe® applications, refer to Chapter 6, Use Model.




Figure 4-3: Use Mode 1



Table 4-4: Use Mode 2—RX Termination

Use Mode	External AC Coupling		Usage Notes	
		Attribute settings:		
2	Off	Float • RX_CM_SEL[1:0] = 2 'b10		
			Recommended RX input common mode: 0.7V – 0.9V	




Figure 4-4: Use Mode 2



Table 4-5: Use Mode 3—RX Termination

Use Mode	External AC Coupling	Term Voltage	Usage Notes	
			Attribute settings:	
3	Off	GND	• RX_CM_SEL [1:0] = 2 'b01	
			Recommended RX input common mode: 0.35 – 0.4V	

**Note:** This mode is supported by all Virtex UltraScale, Virtex UltraScale+, and Kintex UltraScale+ devices with GTH transceivers. Among Kintex UltraScale devices, only the XCKU095 device supports this mode.




Figure 4-5: Use Mode 3



Table 4-6: Use Mode 4—RX Termination

Use Mode	External AC Coupling	Term Voltage	Usage Notes	
4	4 Off MGTAVTT		Attribute settings: • RX_CM_SEL[1:0] = 2 'b00	
4			Recommended RX input common mode: 0.7V – 0.9V  Note: This only works in LPM mode.	

**Note:** This mode is supported by all Virtex UltraScale, Virtex UltraScale+, and Kintex UltraScale+ devices with GTH transceivers. Among Kintex UltraScale devices, only the XCKU095 device supports this mode.




Figure 4-6: Use Mode 4



# **RX Out-of-Band Signaling**

## **Functional Description**

The GTH receiver provides support for decoding the out-of-band (OOB) sequences described in the Serial ATA (SATA) and Serial Attach SCSI (SAS) specifications and supports beaconing described in the PCI Express specification. GTH receiver support for SATA/SAS OOB signaling consists of the analog circuitry required to decode the OOB signal state and state machines to decode bursts of OOB signals for SATA/SAS COM sequences.

The GTH receiver also supports beacons that are PCI Express compliant by using interface signals defined in the *PHY Interface for the PCI Express (PIPE) Specification*. The interconnect logic decodes the beacon sequence.

#### **Ports and Attributes**

Table 4-7 defines the OOB signaling related ports.

Table 4-7: RX OOB Signaling Ports

Port	Dir	Clock Domain	Description
RXOOBRESET	In	Async	Reserved. Tie to GND.
RXELECIDLEMODE[1:0]	In	Async	Input signal to control the behavior of RXELECIDLE.
			2 'b00 = RXELECIDLE indicates the status of the OOB signal detection circuit. Use this setting for PCIe, SATA/SAS, and protocols/applications using OOB. In these cases, the OOB circuit must be powered on.
			2 'b11 = RXELECIDLE outputs a static 1 'b0. Use this setting for non-OOB protocols.
RXELECIDLE	Out	Async	This output indicates the status of OOB signal detection and is only valid for PCIe, SATA/SAS, and protocols/applications using OOB. In these cases, the OOB circuit must be powered on. The maximum line rate supported to use RXELECIDLE alone for data detection is 2.5 Gb/s.
			0 = Activity is seen on the receiver
			1 = No activity is seen
			For non-OOB protocols, RXELECIDLEMODE[1:0] must be set to 2 ' b11. RXELECIDLE outputs a static 1 ' b0 and in this case does not indicate signal detection status.
RXCOMINITDET	Out	RXUSRCLK2	Indicates reception of the COMINIT sequence for SATA/SAS.
RXCOMSASDET	Out	RXUSRCLK2	Indicates reception of the COMSAS sequence for SAS.
RXCOMWAKEDET	Out	RXUSRCLK2	Indicates reception of the COMWAKE sequence for SATA/SAS.



Table 4-7: RX OOB Signaling Ports (Cont'd)

Port	Dir	Clock Domain	Description
RXSYSCLKSEL	In	Async	Selects the reference clock source for the RX:
			2'b00 selects CPLLREFCLK
			2'b10 selects QPLLREFCLK0
			2'b11 selects QPLLREFCLK1
RXCDRHOLD	In	Async	For SATA protocol only:
			During the initialize electrical idle state, RXCDRHOLD should be set to 1 'b1 to prevent the CDR from picking up noise on the RX. For additional information, see the section on CDR Configuration and Rate Change Reset Sequence for SATA, page 213.
RXCDROVRDEN	In	Async	For SATA protocol only:
			During the initialize electrical idle state, RXCDROVRDEN should be set to 1 'b0 to prevent the CDR from picking up noise on the RX. For additional information, see the section on CDR Configuration and Rate Change Reset Sequence for SATA, page 213.

Table 4-8 defines the OOB signaling attributes.

Table 4-8: RX OOB Signaling Attributes

Attribute	Туре	Description	
OOB_PWRUP	1-bit Binary	OOB power up. The OOB circuit can be optionally powered down when not being used.	
		1'b0 = Circuit powered down	
		1 'b1 = Circuit powered up (PCIe, SATA/SAS, protocols/applications using OOB)	
OOBDIVCTL[1:0]	2-bit Binary	Controls the division of the OOB clk:	
		11 = 8	
		10 = 4	
		01 = 2	
		00 = 1 (no change)	
RXELECIDLE_CFG[2:0]	3-bit Binary	Reserved. Use the default value from the Wizard.	
RXOOB_CLK_CFG	String	PMA = Selects sysclk.	
		FABRIC = Selects port sigvalidclk.	
RXOOB_CFG[8:0]	9-bit Binary	OOB block configuration. Use the default value specified by the Wizard.	
SATA_BURST_VAL[2:0]	3-bit Binary	Number of bursts to declare a COM match for SAS/SATA. The default value is 3 'b100.	
SATA_EIDLE_VAL[2:0]	3-bit Binary	Number of idles to declare a COM match for SAS/SATA. The default value is 3 'b100.	



Table 4-8: RX OOB Signaling Attributes (Cont'd)

Attribute	Туре	Description	
UltraScale FPGAs Only			
SAS_MIN_COM	Integer	1-63. Lower bound on activity burst for COM FSM for SAS/SATA. The default value is 36.	
SATA_MIN_INIT	Integer	1-63. Lower bound on idle count during COMSAS for SAS. The default value is 12.	
SATA_MIN_WAKE	Integer	1-63. Lower bound on idle count during COMINIT/COMRESET for SAS/SATA. The default value is 4.	
SATA_MAX_BURST	Integer	1-63. Upper bound on activity burst for COM FSM for SAS/SATA The default value is 8.	
SATA_MIN_BURST	Integer	1-61. Lower bound on activity burst for COM FSM for SAS/SATA. The default value is 8.	
SAS_MAX_COM	Integer	1-127. Upper bound on idle count during COMSAS for SAS. The default value is 64.	
SATA_MAX_INIT	Integer	1-63. Upper bound on idle count during COMINIT/COMRESET for SAS/SATA. The default value is 21.	
SATA_MAX_WAKE	Integer	1-63. Upper bound on idle count during COMWAKE for SAS/SAT The default value is 7.	

#### **GTH Use Mode**

The structure of the OOB clocking circuit is as shown in Figure 4-7. The port that controls the sysclk source is RXSYSCLKSEL. Setting this port to 2 'b00 selects the reference clock from the channel PLL, and setting this port to 2 'b10 or 2 'b11 selects the reference clock from one of the common PLLs.




Figure 4-7: Clocking Mechanism for the OOB Detect Circuit

### **OOB** and Electrical Idle Use Modes

For OOB operating at a line rate of 2.5 Gb/s or below, see the flowchart in Figure 4-8 to determine the frequency f of the OOB clock.






Figure 4-8: Flowchart for Protocols with Line Rate ≤ 2.5 Gb/s

The requirement in Equation 4-1 must be satisfied for the OOB to work correctly.

$$f \le \text{Line Rate}/(3 \times \text{Runlength})$$

Equation 4-1

OOB operating at line rates > 2.5 Gb/s is an advanced feature. Operation for certain protocols at higher line rates such as PCIe are described in Table 4-9.

Table 4-9: OOB Guidelines for Operating Rates above 2.5 Gb/s

Protocol	Operation
PCIe Gen1/Gen2	See Figure 4-9 for the flowchart that describes how to enter and exit Electrical Idle.
PCIe Gen3	See Figure 4-10 and Figure 4-11 for the flowchart that describes how to enter and exit Electrical Idle.






Figure 4-9: RX Electrical Idle Flowchart for PCle Gen1/Gen2




Figure 4-10: Entering RX Electrical Idle Flowchart for PCIe Gen3






Figure 4-11: Exiting RX Electrical Idle Flowchart for PCIe Gen3



# RX Equalizer (DFE and LPM)

## **Functional Description**

A serial link bit error rate (BER) performance is a function of the transmitter, the transmission media, and the receiver. The transmission media or channel is bandwidth-limited and the signal traveling through it is subjected to attenuation and distortion.

There are two types of adaptive filtering available to the GTH receiver depending on system level trade-offs between power and performance. Optimized for power with lower channel loss, the GTH receiver has a power-efficient adaptive mode named the low-power mode (LPM), see Figure 4-12. For equalizing lossier channels, the DFE mode is available. See Figure 4-13 for the GTH transceiver.

The DFE allows better compensation of transmission channel losses by providing a closer adjustment of filter parameters than when using a linear equalizer. However, a DFE cannot remove the pre-cursor of a transmitted bit; it only compensates for the post cursors. A linear equalizer allows pre-cursor and post-cursor gain. The GTH RX DFE mode is a discrete-time adaptive high-pass filter. The TAP values of the DFE are the coefficients of this filter that are set by the adaptive algorithm.




Figure 4-12: LPM Mode






Figure 4-13: GTH DFE Mode in UltraScale FPGAs



## **Ports and Attributes**

Table 4-10 defines the RX equalizer ports.

**Table 4-10: RX Equalizer Ports** 

Port	Dir	Clock Domain	Description
RXLPMEN	In	Async	RX datapath 0: DFE 1: LPM
RXDFELPMRESET	In	Async	Reset for LPM and DFE datapath. Must be toggled after switching between modes to initialize adaptation.
{RXOSHOLD, RXOSOVRDEN}	In	Async	{HOLD,OVRDEN} DFE  2 'b00: OS Offset cancellation loop adapt 2 'b10: Freeze current adapt value 2 'bx1: Override OS value according to attribute RXDFE_OS_CFG0[15:9] (in UltraScale FPGAs) or RXDFE_OS_CFG1[15:9] (in UltraScale+ FPGAs)  Use the recommended value from the Wizard.
{RXLPMLFHOLD, RXLPMLFKLOVRDEN}	In	Async	{HOLD,OVRDEN} RX LPM  2 'b00: KL Low frequency loop adapt 2 'b10: Freeze current adapt value 2 'bx1: Override KL value according to attribute RXDFELPM_KL_CFG0[15:11] (in UltraScale FPGAs) or RXDFELPM_KL_CFG1[13:9] (in UltraScale+ FPGAs)  Use the recommended value from the Wizard.
{RXLPMHFHOLD, RXLPMHFOVRDEN}	In	Async	{HOLD,OVRDEN} RX LPM  2 'b00: KH High frequency loop adapt 2 'b10: Freeze current adapt value 2 'bx1: Override KH value according to attribute RXLPM_KH_CFG0[13:9] (in UltraScale FPGAs) or RXLPM_KH_CFG1[13:9] (in UltraScale+ FPGAs)  Use the recommended value from the Wizard.



Table 4-10: RX Equalizer Ports (Cont'd)

Port	Dir	Clock Domain	Description
{RXDFEAGCHOLD, RXDFEAGCOVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 'b00: Automatic gain control (AGC) loop adapt 2 'b10: Freeze current AGC adapt value 2 'bx1: Override AGC value according to attribute RXDFE_GC_CFG2[6:2] (in UltraScale FPGAs) or RXDFE_GC_CFG1[15:11] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.
{RXDFELFHOLD, RXDFELFOVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 'b00: KL Low frequency loop adapt 2 'b10: Freeze current KL adapt value 2 'bx1: Override KL value according to attribute RXDFELPM_KL_CFG0[15:11] (in UltraScale FPGAs) or RXDFELPM_KL_CFG1[15:11] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.
{RXDFEUTHOLD, RXDFEUTOVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 'b00: UT Unrolled threshold loop adapt 2 'b10: Freeze current UT adapt value 2 'bx1: Override UT value according to attribute RXDFE_UT_CFG0[15:9] (in UltraScale FPGAs) or RXDFE_UT_CFG1[15:8] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.
{RXDFEVPHOLD, RXDFEVPOVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2'b00: VP Voltage peak loop adapt 2'b10: Freeze current VP adapt value 2'bx1: Override VP value according to attribute RXDFE_VP_CFG0[15:9] (in UltraScale FPGAs) or RXDFE_VP_CFG1[15:9] (in UltraScale+ FPGAs) Use the recommended value from the



Table 4-10: RX Equalizer Ports (Cont'd)

Port	Dir	Clock Domain	Description
{RXDFETAP2HOLD, RXDFETAP2OVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 'b00: TAP2 loop adapt 2 'b10: Freeze current TAP2 adapt value 2 'bx1: Override TAP2 value according to attribute RXDFE_H2_CFG0[14:9] (in UltraScale FPGAs) or RXDFE_H2_CFG1[15:10] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.
{RXDFETAP3HOLD, RXDFETAP3OVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 'b00: TAP3 loop adapt 2 'b10: Freeze current TAP3 adapt value 2 'bx1: Override TAP3 value according to attribute RXDFE_H3_CFG0[14:9] (in UltraScale FPGAs) or RXDFE_H3_CFG1[15:10] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.
{RXDFETAP4HOLD, RXDFETAP4OVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 'b00: TAP4 loop adapt 2 'b10: Freeze current TAP4 adapt value 2 'bx1: Override TAP4 value according to attribute RXDFE_H4_CFG0[13:9] (in UltraScale FPGAs) or RXDFE_H4_CFG1[15:11] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.
{RXDFETAP5HOLD, RXDFETAP5OVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 'b00: TAP5 loop adapt 2 'b10: Freeze current TAP5 adapt value 2 'bx1: Override TAP5 value according to attribute RXDFE_H5_CFG0[13:9] (in UltraScale FPGAs) or RXDFE_H5_CFG1[15:11] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.
RXMONITORSEL[1:0]	In	Async	Reserved. Use the recommended value from the Wizard.
RXMONITOROUT[6:0]	Out	Async	UltraScale FPGAs only:
			Reserved. Use the recommended value from the Wizard.



Table 4-10: RX Equalizer Ports (Cont'd)

Port	Dir	Clock Domain	Description
RXMONITOROUT[7:0]	Out	Async	UltraScale+ FPGAs only:
			Reserved. Use the recommended value from the Wizard.
{RXDFETAP6HOLD, RXDFETAP6OVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 'b00: TAP6 loop adapt 2 'b10: Freeze current TAP6 adapt value 2 'bx1: Override TAP6 value according to attribute RXDFE_H6_CFG0[13:9] (in UltraScale FPGAs) or RXDFE_H6_CFG1[15:11] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.
{RXDFETAP7HOLD, RXDFETAP7OVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 'b00: TAP7 loop adapt 2 'b10: Freeze current 2 'bx1: Override TAP7 value according to attribute RXDFE_H7_CFG0[13:9] (in UltraScale FPGAs) or RXDFE_H7_CFG1[15:11] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.
{RXDFETAP8HOLD, RXDFETAP8OVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 ' b00: TAP8 loop adapt
			2 'b10: Freeze current
			2 'bx1: Override TAP8 value according to attribute RXDFE_H8_CFG0[13:9] (in UltraScale FPGAs) or RXDFE_H8_CFG1[15:11] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.
{RXDFETAP9HOLD, RXDFETAP9OVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 'b00: TAP9 loop adapt
			2 'b10: Freeze current
			2 'bx1: Override TAP9 value according to attribute RXDFE_H9_CFG0[13:9] (in UltraScale FPGAs) or RXDFE_H9_CFG1[15:11] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.



Table 4-10: RX Equalizer Ports (Cont'd)

Port	Dir	Clock Domain	Description
{RXDFETAP10HOLD, RXDFETAP10OVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 ' b00: TAP10 loop adapt
			2 ' b10: Freeze current
			2 'bx1: Override TAP10 value according to attribute RXDFE_HA_CFG0[13:9] (in UltraScale FPGAs) or RXDFE_HA_CFG1[15:11] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.
{RXDFETAP11HOLD, RXDFETAP11OVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 'b00: TAP11 loop adapt
			2 'b10: Freeze current
			2 'bx1: Override TAP11 value according to attribute RXDFE_HB_CFG0[13:9] (in UltraScale FPGAs) or RXDFE_HB_CFG1[15:11] (in UltraScale+ FPGAs)
			Use the recommended value from the Wizard.
{RXDFETAP12HOLD, RXDFETAP12OVRDEN}	In	Async	UltraScale+ FPGAs only:
			{HOLD,OVRDEN} RX DFE
			2 'b00: TAP12 loop adapt
			2 'b10: Freeze current
			$2$ ' $bx1$ : Override TAP12 value according to RXDFE_HC_CFG0[13:9]
			Use the recommended value from the Wizard.
{RXDFETAP13HOLD, RXDFETAP13OVRDEN}	In	Async	UltraScale+ FPGAs only:
			{HOLD,OVRDEN} RX DFE
			2 ' b00: TAP13 loop adapt
			2 'b10: Freeze current
			$2$ ' bx1: Override TAP13 value according to RXDFE_HD_CFG0[13:9]
			Use the recommended value from the Wizard.



Table 4-10: RX Equalizer Ports (Cont'd)

Port	Dir	Clock Domain	Description
{RXDFETAP14HOLD, RXDFETAP14OVRDEN}	In	Async	UltraScale+ FPGAs only:
			{HOLD,OVRDEN} RX DFE
			2 'b00: TAP14 loop adapt
			2 'b10: Freeze current
			2 ' bx1: Override TAP14 value according to RXDFE_HE_CFG0[13:9]
			Use the recommended value from the Wizard.
{RXDFETAP15HOLD, RXDFETAP15OVRDEN}	In	Async	UltraScale+ FPGAs only:
			{HOLD,OVRDEN} RX DFE
			2 ' b00: TAP15 loop adapt
			2 ' b10: Freeze current
			2 ' bx1: Override TAP15 value according to RXDFE_HF_CFG0[13:9]
			Use the recommended value from the Wizard.
RXDFEAGCCTRL[1:0]	In	Async	RX DFE: Reserved. Use the recommended value from the Wizard.
RXOSINTEN	In	Async	UltraScale FPGAs only:
			RX LPM & DFE: Reserved. Use the recommended value from the Wizard.
RXAFECFOKEN	In	Async	UltraScale+ FPGAs only:
			RX LPM & DFE: Reserved. Use the recommended value from the Wizard.
RXOSINTCFG[3:0]	In	Async	UltraScale FPGAs only:
			RX LPM & DFE: Reserved. Use the recommended value from the Wizard.
RXOSINTOVRDEN	In	Async	UltraScale FPGAs only:
			RX LPM & DFE: Reserved. Use the recommended value from the Wizard.
RXOSINTSTROBE	In	Async	UltraScale FPGAs only:
			RX LPM & DFE: Reserved. Use the recommended value from the Wizard.
RXOSINTSTROBESTARTED	In	Async	RX LPM & DFE: Reserved. Use the recommended value from the Wizard.



Table 4-10: RX Equalizer Ports (Cont'd)

Port	Dir	Clock Domain	Description
{RXOSINTHOLD,RXOSINTTESTOVRDEN}	In	Async	UltraScale FPGAs only:
			{HOLD,OVRDEN}
			2 ' b00: Reserved. Use the recommended value from the Wizard.
			2 ' b10: Reserved. Use the recommended value from the Wizard.
			2 ' bx1: Reserved. Use the recommended value from the Wizard.
RXDFEVSEN	In	Async	UltraScale FPGAs only:
			Reserved. Use the recommended value from the Wizard.
RXDFEXYDEN	In	Async	Reserved. Use the recommended value from the Wizard.
RXOSINTDONE	Out	Async	Reserved. Use the recommended value from the Wizard.
RXOSINTSTARTED	Out	Async	Reserved.
RXOSINTSTROBEDONE	Out	Async	Reserved.
{RXLPMOSHOLD, RXLPMOSOVRDEN}	In	Async	{HOLD, OVRDEN} RX LPM
			2 ' b00: OS Offset cancellation loop adapt
			2 ' b10: Freeze current adapt value
			2 'bx1: Override OS value according to attribute RXLPM_OS_CFG0[15:9] (in UltraScale FPGAs) or RXLPM_OS_CFG1[15:9] (in UltraScale+ FPGAs). Used for internal test purposes only. Use the recommended value from the Wizard.
(DVI DMCCHOLD, DVI DMCCOVDDEN)	T	A	
{RXLPMGCHOLD, RXLPMGCOVRDEN}	In	Async	{HOLD, OVRDEN} RX LPM
			2 ' b00: Gain control loop adapt 2 ' b10: Freeze current adapt value
			2 'bx1: Override GC value according to attribute RXLPM_GC_CFG[12:8] (in UltraScale FPGAs) or RXLPM_GC_CFG[15:9] (in UltraScale+ FPGAs). Used for internal test purposes only. In LPM mode, the AGC gain itself is fixed. Use the recommended value from the Wizard.
UltraScale+ FPGAs Only			
FREQOS	In	Async	Reserved. Use the recommended value from the Wizard.



Table 4-10: RX Equalizer Ports (Cont'd)

Port	Dir	Clock Domain	Description
RXDFECFOKFCNUM[3:0]	In	Async	Reserved. Use the recommended value from the Wizard.
RXDFECFOKFEN	In	Async	Reserved. Use the recommended value from the Wizard.
RXDFECFOKFPULSE	In	Async	Reserved. Use the recommended value from the Wizard.
{RXDFECFOKHOLD, RXDFECFOKOVREN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 'b00: CFOK adapt
			2 ' b10: Freeze current CFOK adapt value
			2 ' bx1: Override KL value according to attribute RXCFOK_CFG1[15:10]. Use the recommended value from the Wizard.
{RXDFEKHHOLD, RXDFEKHOVRDEN}	In	Async	{HOLD,OVRDEN} RX DFE
			2 ' b00: KH high-frequency loop adapt
			2 'b10: Freeze current KH adapt value
			2 ' bx1: Override KH value according to attribute RXDFE_KH_CFG1[15:9]. Use the recommended value from the Wizard.

Table 4-11 defines the RX equalizer attributes.

**Table 4-11: RX Equalizer Attributes** 

Attribute	Туре	Description
RX_AFE_CM_EN	1-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_BIAS_CFG0	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_CTLE3_LPF	8-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_EN_HI_LR	1-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_SUM_DFETAPREP_EN	1-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_SUM_IREF_TUNE	4-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_SUM_RES_CTRL	2-bit Binary	UltraScale FPGAs only:
		Reserved. Use the recommended value from the Wizard.
RX_SUM_VCMTUNE	4-bit Binary	Reserved. Use the recommended value from the Wizard.



Table 4-11: RX Equalizer Attributes (Cont'd)

Attribute	Туре	Description
RX_SUM_VCM_OVWR	1-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_SUM_VREF_TUNE	3-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_TUNE_AFE_OS	2-bit Binary	Reserved. Use the recommended value from the Wizard.
RXLPM_OS_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXLPM_OS_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_OS_CFG0[15:0]	16-bit Binary	Reserved. Issue the recommended value from the Wizard.
RXDFE_OS_CFG1[15:0]	16-bit Binary	Reserved. Issue the recommended value from the Wizard.
RXDFELPM_KL_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFELPM_KL_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFELPM_KL_CFG2[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXLPM_KH_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXLPM_KH_CFG01[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H2_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H2_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H3_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H3_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H4_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H4_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H5_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H5_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H6_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.



Table 4-11: RX Equalizer Attributes (Cont'd)

Attribute	Туре	Description
RXDFE_H6_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H7_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H7_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H8_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H8_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H9_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_H9_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_HA_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_HA_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_HB_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_HB_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_HC_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_HC_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_HD_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_HD_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_HE_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_HE_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_HF_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_HF_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_UT_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_UT_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.



Table 4-11: RX Equalizer Attributes (Cont'd)

Attribute	Туре	Description
RXDFE_VP_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_VP_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_DFE_LPM_HOLD_DURING_EIDLE	1-bit Binary	1'b0: Default setting.
		1 'b1: Restores the DFE contents from internal registers after termination of an electrical idle state for PCI Express operation. Holds the DFE circuit in reset when an electrical idle condition is detected.
		Note: For channels with large attenuation (lossy channels typically exceeding 15 dB at Nyquist), Xilinx recommends setting RX_DFE_LPM_HOLD_DURING_EIDLE to 1'b0 because fast transitioning data patterns like the 101010 sequence in CJPAT/CJTPAT can accidentally trigger an electrical idle.
RX_DFELPM_KLKH_AGC_STUP_EN	1-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_DFELPM_CFG0[3:0]	UltraScale FPGAs:	Reserved. Use the recommended value from the
	4-bit Binary	Wizard.
	UltraScale+ FPGAs:	
	Integer	
RX_DFELPM_CFG1	1-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_DFE_KL_LPM_KH_CFG0[1:0]	UltraScale FPGAs:	Reserved. Use the recommended value from the
	2-bit Binary	Wizard.
	UltraScale+ FPGAs:	
	Integer	
RX_DFE_KL_LPM_KH_CFG1[2:0]	UltraScale FPGAs:	Reserved. This attribute is shared between DFE and
	3-bit Binary	LPM modes. Use the recommended value from the Wizard.
	UltraScale+ FPGAs:	wizard.
	Integer	
RX_DFE_KL_LPM_KH_CFG2[3:0]	4-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_DFE_KL_LPM_KL_CFG0[1:0]	2-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_DFE_KL_LPM_KL_CFG1[2:0]	UltraScale FPGAs: 3-bit Binary UltraScale+ FPGAs: Integer	Reserved. This attribute is shared between DFE and LPM modes. Use the recommended value from the Wizard.



Table 4-11: RX Equalizer Attributes (Cont'd)

Attribute	Туре	Description
RX_DFE_AGC_CFG0[1:0]	2-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_DFE_AGC_CFG1[2:0]	UltraScale FPGAs: 3-bit Binary UltraScale+ FPGAs: Integer	Reserved. This attribute is shared between DFE and LPM modes. Use the recommended value from the Wizard.
ADAPT_CFG0[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
ADAPT_CFG1[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_BIAS_CFG[15:0]	16-bit Binary	Reserved. Use the recommended value from the Wizard.
DFE_D_X_REL_POS	1-bit Binary	UltraScale FPGAs:
		Reserved. Use the recommended value from the Wizard.
DFE_VCM_COMP_EN	1-bit Binary	UltraScale FPGAs:
		Reserved. Use the recommended value from the Wizard.
RXCFOK_CFG0	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXCFOK_CFG1	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXCFOK_CFG2	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_CFG0	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_CFG1	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_GC_CFG0	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_GC_CFG1	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_GC_CFG2	16-bit Binary	Reserved. Use the recommended value from the Wizard.
UltraScale+ FPGAs Only		
ADAPT_CFG2	16-bit Hex	Reserved. Use the recommended value from the Wizard.
CTLE3_OCAP_EXT_CTRL	3-bit Binary	Reserved. Use the recommended value from the Wizard.
CTLE3_OCAP_EXT_EN	1-bit Binary	Reserved. Use the recommended value from the Wizard.



Table 4-11: RX Equalizer Attributes (Cont'd)

Attribute	Туре	Description
RXDFE_KH_CFG0	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RXDFE_KH_CFG1	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RXDFE_KH_CFG2	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RXDFE_KH_CFG3	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RXDFE_PWR_SAVING	1-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDFE_UT_CFG2	16-bit Hex	Reserved. Use the recommended value from the Wizard.
RX_EN_CTLE_RCAL_B	1-bit Binary	Reserved. Use the recommended value from the Wizard.

#### **GTH Use Modes**

#### **Choosing Between LPM and DFE Modes**

#### LPM Use Mode

LPM mode is recommended for short reach and low reflection channel applications with channel losses of 14 dB or less at the Nyquist frequency. LPM is preferred for applications where non-random data patterns are used. As Figure 4-12 indicates, in LPM mode the AGC is fixed. Generally for low loss channels (less than 14 dB at Nyquist), it is advised to not use any TX emphasis and let the RX adaptation handle all the equalization of the link.

LPM mode does not require data scrambling for proper adaptation. For 8B/10B applications in LPM mode, repeated patterns (idle patterns) with or without scrambling can be used during adaptation.

#### **DFE Use Mode**

DFE mode is recommended for high reflection channels, and medium- to long-reach applications with high channel losses of 8 dB and above at the Nyquist frequency. DFE mode has the advantage of equalizing a channel without amplifying noise and crosstalk. Therefore, it is the best choice when crosstalk is a concern or when reflections are identified in a single-bit response analysis. In certain low loss applications that require the use of DFE, the AGC is fixed. Use the default Wizard settings.

DFE mode must be carefully considered in 8B/10B applications or where data scrambling is not employed. To properly adapt to data, the auto adaptation in DFE mode requires incoming data to be random. For example, in a XAUI application, the user payload data is non-scrambled and 8B/10B encoded. While the user payload is generally random, the



frequency content of the data is inherently limited by the encoding, and there is nothing defined in the protocol to prevent repeated patterns from occurring. These repeated patterns can cause the auto adapting algorithms to drift away from the ideal equalization setting. Patterns with characteristics similar to PRBS7 (or higher polynomials) are sufficiently random for auto adaptation to properly choose the correct equalization setting.

# GTH Transceivers: Switching Between LPM and DFE Modes at Run Time

In multi-rate applications, it may be required to switch between LPM to DFE. Follow these steps to switch between LPM and DFE modes:

- 1. To switch from DFE to LPM mode, set RXLPMEN = 1.
- 2. Several attributes change with data rates and insertion loss. Therefore, it is recommended to generate DFE and LPM wrappers for the same data rate and compare all attributes for differences, then write the corresponding values when switching between the two modes.
- 3. Reset the receiver's PMA by pulsing RXPMARESET.

See RX Initialization and Reset, page 70 for more information regarding RXPMARESET.

## **RX CDR**

## **Functional Description**

The RX clock data recovery (CDR) circuit in each GTHE3/4\_CHANNEL transceiver extracts the recovered clock and data from an incoming data stream. Figure 4-14 illustrates the architecture of the CDR block. Clock paths are shown with dotted lines for clarity.




Figure 4-14: CDR Detail



The GTHE3/4\_CHANNEL transceiver employs phase rotator CDR architecture. Incoming data first goes through receiver equalization stages. The equalized data is captured by an edge and a data sampler. The data captured by the data sampler is fed to the CDR state machine and the downstream transceiver blocks.

The CDR state machine uses the data from both the edge and data samplers to determine the phase of the incoming data stream and to control the phase interpolators (PIs). The phase for the edge sampler is locked to the transition region of the data stream while the phase of the data sampler is positioned in the middle of the data eye.




Figure 4-15: CDR Sampler Positions

The CPLL or QPLL provides a base clock to the phase interpolator. The phase interpolator in turn produces fine, evenly spaced sampling phases to allow the CDR state machine to have fine phase control. The CDR state machine can track incoming data streams that can have a frequency offset from the local PLL reference clock.

## **Ports and Attributes**

Table 4-12 defines the CDR ports.

Table 4-12: CDR Ports

Port	Dir	Clock Domain	Description
RXCDRFREQRESET	In	Async	CDR frequency detector reset. Reserved. Tied Low.
RXCDRHOLD	In	Async	Hold the CDR control loop frozen.
RXCDROVRDEN	In	Async	Reserved.
RXCDRRESET	In	Async	CDR phase detector reset. Reserved. Tied Low.
RXCDRRESETRSV	In	Async	UltraScale FPGAs only:
			Reserved.



Table 4-12: CDR Ports (Cont'd)

Port	Dir	Clock Domain	Description
RXRATE[2:0]	In	RXUSRCLK2 Dynamic pins to automatically change effective PLI dividers in the GTH transceiver RX. These ports are used for PCI Express and other standards.	
			000: Use RXOUT_DIV attributes
			001: Divide by 1
			010: Divide by 2
			011: Divide by 4
			100: Divide by 8
			101: Divide by 16
			110: Divide by 1
			111: Divide by 1
			RXBUF_RESET_ON_RATE_CHANGE attribute enables optional automatic reset.
RXCDRLOCK	Out	Async	Reserved.
RXCDRPHDONE	Out	Async	Reserved.
UltraScale+ FPGAs Or	nly		
INCPCTRL	In	Async	Use the recommended value from the Wizard.
CDRSTEPSX	In	Async	Use the recommended value from the Wizard.
CDRSTEPSQ	In	Async	Use the recommended value from the Wizard.
CDRSTEPDIR	In	Async	Use the recommended value from the Wizard.

Table 4-13 defines the CDR related attributes.

Table 4-13: CDR Attributes

Attribute	Туре	Description
RXCDR_CFG0_GEN3	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_CFG1_GEN3	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_CFG2_GEN2	10-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_CFG2_GEN3	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_CFG3_GEN2	6-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_CFG3_GEN3	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_CFG4_GEN3	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.



Table 4-13: CDR Attributes (Cont'd)

Attribute	Туре	Description
RXCDR_CFG5_GEN3	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_CFG0	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_CFG1	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_CFG2	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_CFG3	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_CFG4	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_CFG5	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_LOCK_CFG0	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_LOCK_CFG1	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_LOCK_CFG2	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.
RXCDR_HOLD_DURING_EIDLE	Binary	1 ' b0: Default setting.
		1 'b1: Enables the CDR to hold its internal states during an optional reset sequence of an electrical idle state as used in PCI Express operation.
		<b>Note:</b> For channels with large attenuation (lossy channels typically exceeding 15 dB at Nyquist), Xilinx recommends setting RXCDR_HOLD_DURING_EIDLE to 1 'b0 because fast transitioning data patterns like the 101010 sequence in CJPAT/CJTPAT can accidentally trigger an electrical idle.
RXCDR_FR_RESET_ON_EIDLE	Binary	1 'b0: Default setting.
		1 'b1: Enables automatic reset of CDR frequency during an optional reset sequence of an electrical idle state as used in PCI Express operation.
		<b>Note:</b> For channels with large attenuation (lossy channels typically exceeding 15 dB at Nyquist), Xilinx recommends setting RXCDR_FR_RESET_ON_EIDLE to 1 'b0 because fast transitioning data patterns like the 101010 sequence in CJPAT/CJTPAT can accidentally trigger an electrical idle.



Table 4-13: CDR Attributes (Cont'd)

Attribute	Туре	Description
RXCDR_PH_RESET_ON_EIDLE	Binary	1 'b0: Default setting.
		1 'b1: Enables automatic reset of CDR phase during an optional reset sequence of an electrical idle state as used in PCI Express operation.
		<b>Note:</b> For channels with large attenuation (lossy channels typically exceeding 15 dB at Nyquist), Xilinx recommends setting RXCDR_PH_RESET_ON_EIDLE to 1 'b0 because fast transitioning data patterns like the 101010 sequence in CJPAT/CJTPAT can accidentally trigger an electrical idle.
RXPI_CFG0	2-bit Binary	UltraScale FPGAs only:
		Reserved. Issue the recommended value from the Wizard.
RXPI_CFG1	UltraScale FPGAs:	Reserved. Issue the recommended value from
	2-bit Binary	the Wizard.
	UltraScale+ FPGAs:	
	16-bit Binary	
RXPI_CFG2	2-bit Binary	UltraScale FPGAs only:
		Reserved. Issue the recommended value from the Wizard.
RXPI_CFG3	2-bit Binary	UltraScale FPGAs only:
		Reserved. Issue the recommended value from the Wizard.
RXPI_CFG4	Binary	UltraScale FPGAs only:
		Reserved. Issue the recommended value from the Wizard.
RXPI_CFG5	Binary	UltraScale FPGAs only:
		Reserved. Issue the recommended value from the Wizard.
RXPI_CFG6	3-bit Binary	UltraScale FPGAs only:
		Reserved. Issue the recommended value from the Wizard.
RX_WIDEMODE_CDR	UltraScale FPGAs:	Reserved. Issue the recommended value from
	1-bit Binary	the Wizard.
	UltraScale+ FPGAs:	
	2-bit Binary	
CDR_SWAP_MODE_EN	1-bit Binary	Reserved. Issue the recommended value from the Wizard.



Table 4-13: CDR Attributes (Cont'd)

Attribute	Туре	Description	
UltraScale+ FPGAs Only			
RXCDR_CFG2_GEN4	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.	
RXCDR_CFG3_GEN4	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.	
RXCDR_LOCK_CFG3	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.	
RXCDR_LOCK_CFG4	16-bit Hex	CDR configuration. Use the recommended value from the Wizard.	
RXPI_AUTO_BW_SEL_BYPASS	1-bit Binary	Reserved. Use the recommended value from the Wizard.	
RXPI_CFG0	16-bit Hex	Reserved. Use the recommended value from the Wizard.	
RXPI_CFG1	16-bit Hex	Reserved. Use the recommended value from the Wizard.	
RXPI_SEL_LC	2-bit Binary	Reserved. Use the recommended value from the Wizard.	
RXPI_STARTCODE	2-bit Binary	Reserved. Use the recommended value from the Wizard.	
RX_WIDEMODE_CDR_GEN3	2-bit Binary	Reserved. Use the recommended value from the Wizard.	
RX_WIDEMODE_CDR_GEN4	2-bit Binary	Reserved. Use the recommended value from the Wizard.	
RX_XMODE_SEL	1-bit Binary	Reserved. Use the recommended value from the Wizard.	
SAMPLE_CLK_PHASE	1-bit Binary	Reserved. Use the recommended value from the Wizard.	

#### **RX CDR Lock to Reference**

To get the CDR to lock to reference, set RXCDRHOLD = 1 'b1 and RXCDROVRDEN = 1 'b0.

## **CDR Configuration and Rate Change Reset Sequence for SATA**

The SATA protocol requires the device to initialize with the electrical idle state. During this state, no data is driven to the RX, and the CDR could potentially pick up noise on the RX track. Therefore, to prevent the CDR from picking up noise while RXELECIDLE = 1 'b1, RXCDRHOLD should be set to 1 'b1 during this period.

The SATA protocol also has timing requirement on the duration of reset that must be completed during rate change. To meet this requirement, RXPMARESET needs to be used to reset the transceiver. Refer to the timing diagram in Figure 4-16 for additional details.






Figure 4-16: Reset Sequence for Configuration and Rate Change

Notes relevant to Figure 4-16:

- 1. During the OOB sequence, maintain RXCDRHOLD at 1 'b1.
- 2. Use RXPMARESET for rate change after deasserting RXCDRHOLD.
- 3. Hold RXUSRRDY for a minimum of 40 µs after starting RXPMARESET.
- 4. Assertion of RXRESETDONE after RXPMARESET signals that the transceiver has finished reset.

The above procedure can also be used for any protocol that utilizes the RXELECIDLE and RXOOB in a similar fashion. A reset sequence involving RXPMARESET is also available for protocols that place stringent timing requirement for rate change, such as SAS.



## **RX Fabric Clock Output Control**

## **Functional Description**

The RX clock divider control block has two main components: serial clock divider control and parallel clock divider and selector control. The clock divider and selector details are illustrated in Figure 4-17.




Figure 4-17: RX Serial and Parallel Clock Divider

Note relevant to Figure 4-17:

1. RXOUTCLKPCS and RXOUTCLKFABRIC are redundant outputs. Use RXOUTCLK for new designs.



- 2. RXOUTCLK is used as the source of the interconnect logic clock via BUFG\_GT.
- 3. There is only one CPLL in the GTHE3/4\_CHANNEL. QPLLs from the GTHE3/4\_COMMON can also be used when applicable.
- 4. The selection of the /4 or /5 divider block is controlled by the RX\_DATA\_WIDTH attribute from the GTHE3/4\_CHANNEL primitive. /4 is selected when RX\_DATA\_WIDTH = 16, 32, or 64. /5 is selected when RX\_DATA\_WIDTH = 20, 40, or 80.
- 5. The selection of the /2 or /4 divider block is controlled by the RX\_INT\_DATAWIDTH attribute from the GTHE3/4\_CHANNEL primitive. /2 is selected when RX\_INT\_DATAWIDTH = 0 (2-byte internal datapath) and /4 is selected when RX\_INT\_DATAWIDTH = 1 (4-byte internal datapath).
- 6. For details about placement constraints and restrictions on clocking resources (IBUFDS\_GTE3/4, BUFG\_GT, BUFG\_GT\_SYNC, etc.), refer to the *UltraScale Architecture Clocking Resources User Guide* (UG572) [Ref 3].
- 7. The clock output from IBUFDS\_GTE3/4 should only be used after a delay of 250 µs after GTPOWERGOOD asserts High. For UltraScale+ FPGAs, the Wizard version 1.7 or later automatically gates the GTPOWERGOOD to meet this requirement.

#### Serial Clock Divider

Each transmitter PMA module has a D divider that divides down the clock from the PLL for lower line rate support. This serial clock divider, D, can be set statically for applications with a fixed line rate or it can be changed dynamically for protocols with multiple line rates. The control for the serial divider is described in Table 4-14. For details about the line rate range per speed grade, refer to the data sheet [Ref 6].

To use the D divider in fixed line rate applications, the RXOUT\_DIV attribute must be set to the appropriate value, and the RXRATE port needs to be tied to 3 'b000. Refer to the Static Setting via Attribute column in Table 4-14 for details.

To use the D divider in multiple line rate applications, the RXRATE port is used to dynamically select the D divider value. The RXOUT\_DIV attribute and the RXRATE port must select the same D divider value upon device configuration. After device configuration, the RXRATE is used to dynamically change the D divider value. Refer to the Dynamic Control via Ports column in Table 4-14 for details.

Table 4-14: RX PLL Output Divider Setting

D Divider Value	Static Setting via Attribute	Dynamic Control via Ports
1	RXOUT_DIV = 1	RXOUT_DIV = Ignored
1	RXRATE = 3'b000	RXRATE = 3'b001
2	RXOUT_DIV = 2	RXOUT_DIV = Ignored
2	RXRATE = 3 'b000	RXRATE = 3'b010



		- /
D Divider Value	Static Setting via Attribute	Dynamic Control via Ports
4	RXOUT_DIV = 4	RXOUT_DIV = Ignored
4	RXRATE = 3'b000	RXRATE = 3'b011
8	RXOUT_DIV = 8	RXOUT_DIV = Ignored
	RXRATE = 3'b000	RXRATE = 3'b100
16	RXOUT_DIV = 16	RXOUT_DIV = Ignored
10	RXRATE = 3'b000	RXRATE = 3'b101

Table 4-14: RX PLL Output Divider Setting (Cont'd)

#### Parallel Clock Divider and Selector

The parallel clock outputs from the RX clock divider control block can be used as an interconnect logic clock depending on the line rate and protocol requirements.

The recommended clock for the interconnect logic is the RXOUTCLK from one of the GTH transceivers. It is also possible to bring the MGTREFCLK directly to the interconnect logic and use as the interconnect logic clock. RXOUTCLK is preferred for general applications because it has an output delay control used for applications that bypass the RX buffer for constant datapath delay. Refer to RX Buffer Bypass, page 253 for more details.

The RXOUTCLKSEL port controls the input selector and allows these clocks to be output via RXOUTCLK port:

- RXOUTCLKSEL = 3 'b001: RXOUTCLKPCS path is not recommended to be used as it incurs extra delay from the PCS block.
- RXOUTCLKSEL = 3 'b010: RXOUTCLKPMA is the recovered clock that can be brought out to the interconnect logic. The recovered clock is used by protocols that do not have a clock compensation mechanism and require to use a clock synchronous to the data (the recovered clock), to clock the downstream interconnect logic. It is also used by the RX PCS block. This clock is interrupted when the PLL or CDR is reset by one of the related reset signals.
- RXOUTCLKSEL = 3 'b011 or 3 'b100: RXPLLREFCLK\_DIV1 or RXPLLREFCLK\_DIV2 is the input reference clock to the CPLL or QPLL depending on the RXSYSCLKSEL setting. For usages that do not require outputting a recovered clock to the interconnect logic, RXPLLREFCLK\_DIV1 or RXPLLREFCLK\_DIV2 can be used as the system clock. However, RXOUTCLK is usually used as system clock.

### RX Programmable Divider

The RX programmable divider shown in Figure 4-17 uses the recovered clock from the CDR to generate a parallel output clock. By using the recovered clock, RX programmable divider, and BUFG\_GT, RXOUTCLK (RXOUTCLKSEL = 101) can be used as a clock source for the interconnect logic instead of consuming the interconnect logic PLL or MMCM. The output clock of the programmable divider can also be brought out to the transceiver reference



clock pin configured as an output. The supported divider values are 4, 5, 8, 10, 16, 16.5, 20, 32, 33, 40, 64, 66, 80, and 100. Table 4-15 and Table 4-16 show the programmable divider ports and attribute, respectively.

**Table 4-15:** Programmable Divider Ports

Port	Dir	Clock Domain	Description
RXPROGDIVRESET	In	Async	This active-High port resets the dividers as well as the RXPRGDIVRESETDONE indicator. Perform a reset whenever the input clock source is interrupted.
RXPRGDIVRESETDONE	Out	Async	When the input clock is stable and reset is performed, this active-High signal indicates the rest is completed and the output clock is stable.

**Table 4-16:** Programmable Divider Attribute

Attribute	Туре	Description
RX_PROGDIV_CFG	Real	RX programmable divider ratio. Valid settings are 0.0, 4.0, 5.0, 8.0, 10.0, 16.0, 16.5, 20.0, 32.0, 33.0, 40.0, 64.0, 66.0, 80.0, and 100.0. Setting RX_PROGDIV_CFG to 0.0 powers down the divider.
RX_DIVRESET_TIME	5-bit Binary	Reserved. Represents the time duration to apply the RX programmable divider reset. Use the recommended value from the Wizard. RX_DIVRESET_TIME must be a non-zero value when using RXPROGDIVRESET to initiate the reset process.
RX_PROGDIV_RATE	16-bit Hex	UltraScale+ FPGAs only: Reserved. Use the recommended value from the Wizard.

### **Ports and Attributes**

Table 4-17 defines the ports required for RX fabric clock output control.

**Table 4-17: RX Fabric Clock Output Control Ports** 

Port	Dir	Clock Domain	Description
RXOUTCLKSEL[2:0]	In	Async	This port controls the multiplexer select signal in Figure 4-17.
			3 ' b000: Static 1
			3 'b001: RXOUTCLKPCS path
			3 'b010: RXOUTCLKPMA path
			3 'b011: RXPLLREFCLK_DIV1 path
			3 'b100: RXPLLREFCLK_DIV2 path
			3 'b101: RXPROGDIVCLK path
			Others: Reserved.



Table 4-17: RX Fabric Clock Output Control Ports (Cont'd)

Port	Dir	Clock Domain	Description
RXRATE[2:0]	In	RXUSRCLK2	This port dynamically controls the setting for the RX serial clock divider D (see Table 4-14) and it is used with RXOUT_DIV attribute.
			3 'b000: Use RXOUT_DIV divider value
			3 'b001: Set D divider to 1
			3 'b010: Set D divider to 2
			3 'b011: Set D divider to 4
			3 'b100: Set D divider to 8
			3 'b101: Set D divider to 16
RXOUTCLKFABRIC	Out	Clock	RXOUTCLKFABRIC is a redundant output reserved for testing. Use RXOUTCLK with RXOUTCLKSEL = 3 'b011 instead.
RXOUTCLK	Out	Clock	RXOUTCLK is the recommended clock output to the interconnect logic. The RXOUTCLKSEL port is the input selector for RXOUTCLK and allows the PLL input reference clock to the interconnect logic.
RXOUTCLKPCS	Out	Clock	RXOUTCLKPCS is a redundant output. Use RXOUTCLK with RXOUTCLKSEL = 3 'b001 instead.
RXRATEDONE	Out	RXUSRCLK2	The RXRATEDONE port is asserted High for one RXUSRCLK2 cycle in response to a change on the RXRATE port. The TRANS_TIME_RATE attribute defines the period of time between a change on the RXRATE port and the assertion of RXRATEDONE.
RXDLYBYPASS	In	Async	RX delay alignment bypass:
			0: Uses the RX delay alignment circuit. Set to 1'b0 when the RX buffer is bypassed.
			1: Bypasses the RX delay alignment circuit. Set to 1'b1 when the RX buffer is used.
RXRATEMODE	In	Async	Determines if RXRATE asynchronously controls the D Output Divider in the RX PMA.
			0: Synchronous. When set to 1 'b0, an automatic reset sequence occurs in response to a change on the RXRATE port.
			1: Asynchronous



The transceiver has an internal 25 MHz clock derived from the reference clock from the [TX/RX]\_CLK25\_DIV setting. The 25 MHz clock is used as a synchronizer and timer for various transceiver operations such as reset, power management, rate change, OOB, and beaconing. Set [TX/RX]\_CLK25\_DIV to achieve 25 MHz or as close as possible. For SATA OOB, this internal clock must be 25 MHz. Table 4-18 defines the attributes required for RX fabric clock output control.

**Table 4-18: RX Fabric Clock Output Control Attributes** 

Attribute	Туре	Description
TRANS_TIME_RATE	8-bit Hex	Reserved. Use the recommended value from the Wizard. This attribute determines when PHYSTATUS and RXRATEDONE are asserted after a rate change.
RXBUF_RESET_ON_RATE_CHANGE	Boolean	When set to TRUE, this attribute enables automatic RX buffer reset during a rate change event initiated by a change in RXRATE.
RXOUT_DIV	Integer	This attribute controls the setting for the RX serial clock divider. This attribute is only valid when RXRATE = 3 ' b000. Otherwise the D divider value is controlled by RXRATE. Valid settings are 1, 2, 4, 8, and 16.
RXPMACLK_SEL	String	Reserved. Use the recommended value from the Wizard.



Table 4-18: RX Fabric Clock Output Control Attributes (Cont'd)

Attribute	Туре	Description
RX_CLK25_DIV	Integer	This attribute sets a divider that divides down RXPLLREFCLK_DIV1 to generate an internal clock that is used for some of the logic inside the RX portion of the transceiver.
		1: RXPLLREFCLK_DIV1 ≤ 25 MHz
		2: 25 MHz ≤ RXPLLREFCLK_DIV1 ≤ 50 MHz
		3: 50 MHz ≤ RXPLLREFCLK_DIV1 ≤ 75 MHz
		4: 75 MHz ≤ RXPLLREFCLK_DIV1 ≤ 100 MHz
		5: 100 MHz ≤ RXPLLREFCLK_DIV1 ≤ 125 MHz
		6: 125 MHz ≤ RXPLLREFCLK_DIV1 ≤ 150 MHz
		7: 150 MHz ≤ RXPLLREFCLK_DIV1 ≤ 175 MHz
		8: 175 MHz ≤ RXPLLREFCLK_DIV1 ≤ 200 MHz
		9: 200 MHz ≤ RXPLLREFCLK_DIV1 ≤ 225 MHz
		10: 225 MHz ≤ RXPLLREFCLK_DIV1 ≤ 250 MHz
		11: 250 MHz ≤ RXPLLREFCLK_DIV1 ≤ 275 MHz
		12: 275 MHz ≤ RXPLLREFCLK_DIV1 ≤ 300 MHz
		13: 300 MHz ≤ RXPLLREFCLK_DIV1 ≤ 325 MHz
		14: 325 MHz ≤ RXPLLREFCLK_DIV1 ≤ 350 MHz
		15: 350 MHz ≤ RXPLLREFCLK_DIV1 ≤ 375 MHz
		16: 375 MHz ≤ RXPLLREFCLK_DIV1 ≤ 400 MHz
		17: 400 MHz ≤ RXPLLREFCLK_DIV1 ≤ 425 MHz
		18: 425 MHz ≤ RXPLLREFCLK_DIV1 ≤ 450 MHz
		19: 450 MHz ≤ RXPLLREFCLK_DIV1 ≤ 475 MHz
		20: 475 MHz ≤ RXPLLREFCLK_DIV1 ≤ 500 MHz
		21: 500 MHz ≤ RXPLLREFCLK_DIV1 ≤ 525 MHz
		22: 525 MHz ≤ RXPLLREFCLK_DIV1 ≤ 550 MHz
		23: 550 MHz ≤ RXPLLREFCLK_DIV1 ≤ 575 MHz
		24: 575 MHz ≤ RXPLLREFCLK_DIV1 ≤ 600 MHz
		25: 600 MHz ≤ RXPLLREFCLK_DIV1 ≤ 625 MHz
		26: 625 MHz ≤ RXPLLREFCLK_DIV1 ≤ 650 MHz
		27: 650 MHz ≤ RXPLLREFCLK_DIV1 ≤ 675 MHz
		28: 675 MHz ≤ RXPLLREFCLK_DIV1 ≤ 700 MHz
		29: 700 MHz ≤ RXPLLREFCLK_DIV1 ≤ 725 MHz
		30: 725 MHz ≤ RXPLLREFCLK_DIV1 ≤ 750 MHz
		31: 750 MHz ≤ RXPLLREFCLK_DIV1 ≤ 775 MHz
		32: 775 MHz ≤ RXPLLREFCLK_DIV1 ≤ 820 MHz



# **RX Margin Analysis**

# **Functional Description**

As line rates and channel attenuation increase, the receiver equalizers are more often enabled to overcome channel attenuation. This poses a challenge to system bring-up because the quality of the link cannot be determined by measuring the far-end eye opening at the receiver pins. At high line rates, the received eye measured on the printed circuit board can appear to be completely closed even though the internal eye after the receiver equalizer is open.

The GTH transceivers RX eye scan provides a mechanism to measure and visualize the receiver eye margin after the equalizer. Additional use modes enable several other methods to determine and diagnose the effects of equalization settings.




Figure 4-18: Offset Sample and Data Sample to Calculate BER as a Function of Offset—the Statistical Eye

## **Eye Scan Theory**

RXDATA is recovered from the equalized differential waveform by sampling after the RX equalizer. The horizontal sampling position is determined by the CDR function and the vertical position is differential zero. This is indicated as data sample in Figure 4-18.

To enable eye scan functionality, an additional sampler is provided with programmable (horizontal and vertical) offsets from the data sample point. This is indicated as offset sample in Figure 4-18.



A single eye scan measurement consists of accumulating the number of data samples (sample count) and the number of times that the offset sample disagreed with the data sample (error count). The bit error ratio (BER) at the programmed vertical and horizontal offset is the ratio of the error count to the sample count. The sample count can range from tens of thousands to greater than  $10^{14}$ .

Repeating such BER measurements for the full array of horizontal and vertical offsets (or a subsampled set of offsets) produces a BER map as shown in Figure 4-18, commonly referred to as a *statistical eye*, where the color map represents  $\log_{10}(BER)$ . In this view, the eye is apparently smaller than a traditional oscilloscope view (as in Figure 4-18) because it has been closed by very low probability jitter and noise that does not show up in the much lower number of samples of an oscilloscope.

Because this functionality puts no restrictions on the data patterns being received nor requires any changes in the RX settings, it can be performed while application data is being received without error. Furthermore, no interconnect logic is required—only the ability to read and write attributes.

# **Eye Scan Architecture**

The blocks with shaded gray in Figure 4-19 describe the portion of the PMA architecture that supports eye scan. The horizontal offset (HORZ\_OFFSET) advances or delays the sampling time of the offset samples relative to the data samples. The vertical offset (VERT\_OFFSET) raises or lowers the differential voltage threshold to which the equalized waveform is compared. The data samples are described into the Rdata bus, and the offset samples are described into the Sdata bus.




Figure 4-19: PMA Architecture to Support Eye Scan



When in DFE mode (RXLPMEN=0), due to the *unrolled* first DFE tap, two separate eye scan measurements are needed, one at +UT and one at –UT, to measure the TOTAL BER at a given vertical and horizontal offset.

Figure 4-20 describes the portion of the PCS architecture that supports eye scan. The 40-bit Rdata bus contains the data samples, and each bit of the 40-bit Sdata bus is one if and only if the corresponding data sample and offset sample are not equal. (See ES\_ERRDET\_EN in Table 4-20, page 227.)




Figure 4-20: PCS Architecture to Support Eye Scan

Two consecutive cycles of Sdata are masked by ES\_SDATA\_MASK[79:0] (i.e., bit-by-bit Sdata[i] AND NOT mask[i]). The algebraic sum of bits [39:0] of this result is the number of errors to be added in the error counter.

Two consecutive cycles of Rdata are compared with the pattern in ES\_QUALIFIER[79:0], and that result is masked by (i.e., bit-by-bit ORed with) ES\_QUAL\_MASK[79:0]. The logical AND of this result determines whether the prescaler/sample counter is incremented and the errors added to the error counter. For a statistical eye, ES\_QUAL\_MASK is 80 1s, so the sample counter and error counter accumulate on every cycle. ES\_SDATA\_MASK unmasks only the current data (bit 39 and below; see the description of RX\_INT\_DATAWIDTH) to avoid double counting errors because they appear first in the lower 40 bits and then in the upper 40 bits on the next cycle.



Alternate use modes produce scope-like displays by unmasking a sequence of Rdata bits (up to 40), causing error and sample accumulation only if Rdata matches ES\_QUALIFIER in that range of bits. In these use modes, only one Sdata bit per measurement is unmasked. In diagnostic use modes, Rdata and Sdata are *frozen* and can be read out through the DRP interface when:

- An error occurs,
- · A count qualifier occurs,
- An interconnect logic port causes a trigger, or
- A trigger is forced via an attribute write.

The diagnostic use modes could be used, for example, to examine the pattern of burst errors due to DFE behavior.

Figure 4-21 documents the state transitions in the eye scan state machine.




Figure 4-21: Eye Scan State Machine

ES\_CONTROL[1:0] are the signals arm and run, respectively. From the WAIT state, run initiates the BER measurement loop (left) and arm starts the diagnostic loop (right).



The RESET state zeros the error and sample counters, then enters the COUNT state or the ARMED state (depending on whether run or arm is active).

In the COUNT state, samples and errors are accumulated in the counters. When either counter is saturated, both counters stop and transition to the END state. This transition to the END state is detected by polling es\_control\_status[3:0]. Bit 0 (done) is set active only in the END, READ, and WAIT states. Bits [3:1] display the current state of the state machine.

The END state transitions to the WAIT state when run is set back to zero. The es\_sample\_count[15:0] and es\_error\_count[15:0] can be read either in the END or WAIT state.

In the ARMED state, the FIFOs (successive cycles of Rdata and of Sdata) are stopped when a trigger event occurs. The trigger event is either the count qualifier pulse, the logical OR of all bits into the error counter, or a manual trigger provided from a DRP data input or from a port. One of these four options is selected by trig[3:0] = ES\_CONTROL[5:2].

In the READ state, the last two cycles of Rdata can be read from the DRP read-only register, es\_rdata[79:0], and the last two cycles of Sdata can be read from the DRP read-only register, es\_sdata[79:0].

### **Ports and Attributes**

Table 4-19 defines ports related to the RX eye scan function.

Table 4-19: RX Margin Analysis Ports

Port	Dir	Domain	Description
EYESCANDATAERROR	Out	Async	Asserts high for one REC_CLK cycle when an (unmasked) error occurs while in the COUNT or ARMED state.
EYESCANTRIGGER	In	Async	Causes a trigger event. See ES_CONTROL[4] below.
RXRATE	In	RXUSRCLK2	Dynamic pins to automatically change effective PLL dividers in the GTH transceiver RX. These ports are used for PCI Express and other standards.
			000: Use RXOUT_DIV attributes
			001: Divide by 1
			010: Divide by 2
			011: Divide by 4
			100: Divide by 8
			101: Divide by 16
			110: Divide by 1
			111: Divide by 1
			RXBUF_RESET_ON_RATE_CHANGE attribute enables optional automatic reset.



Table 4-19: RX Margin Analysis Ports (Cont'd)

Port	Dir	Domain	Description
RXLPMEN	In	Async	When set to $1 \cdot b1$ , the LPM mode with the adaptive linear equalizer is enabled. When set to $1 \cdot b0$ , the high-performance DFE mode is enabled.
EYESCANMODE	In	Async	UltraScale FPGAs only: Reserved.

Table 4-20 defines RX eye scan attributes. Lower case attribute names indicate R/O.

Table 4-20: RX Margin Analysis Attributes

Attribute	Туре	Description
ES_HORZ_OFFSET	12-bit Hex	Controls the horizontal (phase) offset of the scan sample.
		[10:0]: Phase offset (two's complement). The center of data eye (0 UI) corresponds to a count of 11 $^{\circ}$ d0 for all data rates. The table below lists the minimum count (representing -0.5 UI) and maximum count (representing +0.5 UI) for each data rate.
		Rate min count [dec(bin)] eye center [dec(bin)] max count [dec(bin)] Full -32 (11'b11111100000) +0(11'b00000000000) +32(11'b0000100000) Half -64 (11'b11111000000) +0(11'b0000000000) +64(11'b00001000000) Qrtr -128 (11'b11110000000) +0(11'b0000000000) +128(11'b00010000000) Octal -256 (11'b11100000000) +0(11'b0000000000) +256(11'b00100000000) Hex -512 (11'b110000000000) +0(11'b00000000000) +512(11'b01000000000)
		[11]: Phase unification. Must be set to 0 for all positive counts (including zero) and to 1 for all negative counts.
ES_PRESCALE	5-bit Binary	Controls the pre-scaling of the sample count to keep both sample count and error count in reasonable precision within the 16-bit register range. Prescale = $2^{(1 + \text{register value})}$ , so minimum prescale is $2^{(1+0)} = 2$ and maximum prescale is $2^{(1+31)} = 4,294,967,296$ .



Table 4-20: RX Margin Analysis Attributes (Cont'd)

Attribute	Туре	Description
ES_SDATA_MASK4,	16-bit	UltraScale FPGAs only:
ES_SDATA_MASK3, ES_SDATA_MASK2, ES_SDATA_MASK1, ES_SDATA_MASK0	Hex	These five 16-bit quantities comprise the 80-bit ES_SDATA_MASK. (ES_SDATA_MASK4[15:0] holds bits [79:64], etc.) This attribute masks up to two cycles of the 40-bit Sdata bus. Binary 1 causes the corresponding bus bit to be masked and binary 0 leaves it unmasked. To support the statistical eye view, the error counter accumulates the total number of unmasked 1s on the most recent cycle of the Sdata bus (masked by ES_SDATA_MASK[39:0]). To support the scope and waveform views, the error counter increments by only one for any non-zero number of unmasked 1s on the previous cycle of the Sdata bus (masked by ES_SDATA_MASK[79:40]).
		This attribute and ES_QUAL_MASK must also mask out unused bits for bus widths narrower than 40 bits. For the statistical eye view, this attribute would assume the following values as a function of bus width:
		40-bit width: ES_SDATA_MASK = ({40{1'b1}}, {40{1'b0}})
		32-bit width: ES_SDATA_MASK = ({40{1'b1}}, {32{1'b0}}, {8{1'b1}})
		20-bit width: ES_SDATA_MASK = ({40{1'b1}}, {20{1'b0}}, {20{1'b1}})
		16-bit width: ES_SDATA_MASK = ({40{1'b1}}, {16{1'b0}}, {24{1'b1}})
		Scope and waveform views require a sequence of measurements, unmasking only a single bit per measurement.
ES_SDATA_MASK9 <sup>(1)</sup> ,	16-bit	UltraScale+ FPGAs only:
ES_SDATA_MASK8 <sup>(1)</sup> , ES_SDATA_MASK7 <sup>(1)</sup> , ES_SDATA_MASK6 <sup>(1)</sup> , ES_SDATA_MASK5 <sup>(1)</sup> , ES_SDATA_MASK4, ES_SDATA_MASK3, ES_SDATA_MASK2, ES_SDATA_MASK1, ES_SDATA_MASK1	Hex	These ten 16-bit quantities comprise the 160-bit ES_SDATA_MASK. (ES_SDATA_MASK4[15:0] holds bits [79:64], etc.) This attribute masks up to two cycles of the 80-bit Sdata bus. Binary 1 causes the corresponding bus bit to be masked and binary 0 leaves it unmasked. To support the statistical eye view, the error counter accumulates the total number of unmasked 1s on the most recent cycle of the Sdata bus (masked by ES_SDATA_MASK[79:0]). To support the scope and waveform views, the error counter increments by only one for any non-zero number of unmasked 1s on the previous cycle of the Sdata bus (masked by ES_SDATA_MASK[159:80]).
		This attribute and ES_QUAL_MASK must also mask out unused bits for bus widths narrower than 80 bits. For the statistical eye view, this attribute would assume the following values as a function of bus width:
		<b>80-bit width: ES_SDATA_MASK</b> = {80'b1, 80'b0}
		64-bit width: ES_SDATA_MASK = {80'b1, 64'b0, 16'b1}
		40-bit width: ES_SDATA_MASK = {80{1'b1}}, 40'b0, 40'b1}
		32-bit width: ES_SDATA_MASK = {80'b1, 32'b0, 48'b1}
		20-bit width: ES_SDATA_MASK = {80'b1, 20'b0, 60'b1}
		<b>16-bit width: ES_SDATA_MASK</b> = {80'b1, 16'b0, 64'b1}
		Scope and waveform views require a sequence of measurements, unmasking only a single bit per measurement.



Table 4-20: RX Margin Analysis Attributes (Cont'd)

Attribute	Туре	Description
ES_QUALIFIER4, ES_QUALIFIER3, ES_QUALIFIER2, ES_QUALIFIER1, ES_QUALIFIER0	16-bit Hex	UltraScale FPGAs only:  These five 16-bit quantities comprise the 80-bit ES_QUALIFIER. (ES_QUALIFIER4[15:0] holds bits [79:64], etc.) Eye scan can qualify BER measurements based on patterns up to 40 contiguous bits long in any position in the input data. Because the data, and therefore the qualifier pattern, is not aligned, the position of the pattern must be discovered by a barrel-shifting search. For example, looking for the pattern 10'b0011111010 (K28.5 in 8B/10B code) with a 20-bit data width would require a sequence of measurements such as the following, searching for a non-zero sample count at the correct alignment:  ES_QUALIFIER = ({50{1'b?}}, 10'b0011111010, {20{1'b?}})  ES_QUALIFIER = ({49{1'b?}}, 10'b0011111010, {21{1'b?}})  ES_QUALIFIER = ({48{1'b?}}, 10'b0011111010, {22{1'b?}}) etc (where ? represents a DON'T CARE bit that will be masked)  The qualifier pattern is shifted only over the valid bits for the bus width (40, 32, 20, or 16). See the description of RX_INT_DATAWIDTH.
ES_QUALIFIER9, ES_QUALIFIER8, ES_QUALIFIER7, ES_QUALIFIER6, ES_QUALIFIER5, ES_QUALIFIER4, ES_QUALIFIER3, ES_QUALIFIER2, ES_QUALIFIER1, ES_QUALIFIER0	16-bit Hex	UltraScale+ FPGAs only: These ten 16-bit quantities comprise the 160-bit ES_QUALIFIER. (ES_QUALIFIER4[15:0] holds bits [159:144], etc.) Eye scan can qualify BER measurements based on patterns up to 80 contiguous bits long in any position in the input data. Because the data, and therefore the qualifier pattern, is not aligned, the position of the pattern must be discovered by a barrel-shifting search. For example, looking for the pattern 10'b0011111010 (K28.5 in 8B/10B code) with a 20-bit data width would require a sequence of measurements such as the following, searching for a non-zero sample count at the correct alignment:  ES_QUALIFIER = {{130{1'b?}}}, 10'b0011111010, {20{1'b?}}}  ES_QUALIFIER = {{129{1'b?}}}, 10'b0011111010, {21{1'b?}}}  ES_QUALIFIER = {{128{1'b?}}}, 10'b0011111010, {22{1'b?}}} etc (where ? represents a DON'T CARE bit that will be masked)  The qualifier pattern is shifted only over the valid bits for the bus width (80, 64, 40, 32, 20, or 16). See the description of RX_INT_DATAWIDTH.
ES_QUAL_MASK4, ES_QUAL_MASK3, ES_QUAL_MASK2, ES_QUAL_MASK1, ES_QUAL_MASK0	16-bit Hex	UltraScale FPGAs only: These five 16-bit quantities comprise the 80-bit ES_QUAL_MASK. (ES_QUAL_MASK4[15:0] holds bits [79:64], etc.) This attribute masks those bits not included in the qualifier pattern. For example, the corresponding values for the K28.5 example above would be:  ES_QUAL_MASK = {{50{1'b1}}, {10{1'b0}}, {20{1'b1}}}  ES_QUAL_MASK = {{49{1'b1}}, {10{1'b0}}, {21{1'b1}}}  ES_QUAL_MASK = {{48{1'b1}}, {10{1'b0}}, {22{1'b1}}} etc



Table 4-20: RX Margin Analysis Attributes (Cont'd)

Attribute	Туре	Description
ES_QUAL_MASK9,	16-bit	UltraScale+ FPGAs only:
ES_QUAL_MASK8, Hex ES_QUAL_MASK7, ES_QUAL_MASK6, ES_QUAL_MASK5, ES_QUAL_MASK4,		These ten 16-bit quantities comprise the 160-bit ES_QUAL_MASK. (ES_QUAL_MASK4[15:0] holds bits [79:64], etc.) This attribute masks those bits not included in the qualifier pattern. For example, the corresponding values for the K28.5 example above would be:
ES_QUAL_MASK4, ES_QUAL_MASK3,		ES_QUAL_MASK = {{130{1'b1}}, {10{1'b0}}, {20{1'b1}}}
ES_QUAL_MASK2,		ES_QUAL_MASK = {{129{1'b1}}, {10{1'b0}}, {21{1'b1}}}
ES_QUAL_MASK1, ES_QUAL_MASK0		ES_QUAL_MASK = {{128{1'b1}}, {10{1'b0}}, {22{1'b1}}}etc
ES_EYE_SCAN_EN	Boolean	This bit should always be 1 when using Eye Scan. Setting this bit to 0 powers down the Eye Scan circuitry in the PMA and forces the Eye Scan state to WAIT. Re-enabling Eye Scan functionality requires reasserting this bit and asserting/deasserting PMA reset.
ES_ERRDET_EN	Boolean	1: Each bit of the Sdata bus is 1 if and only if the corresponding offset data sample does not agree with the recovered data sample. This is used for the statistical eye view.
		0: Each bit of the Sdata bus is the recovered data sample. Therefore, if no errors occurred, the Sdata bus would be identical to the Rdata bus. This is used for the scope and waveform views.
ES_CONTROL	6-bit	[0]: RUN.
	Binary	Asserting this bit causes a state transition from the WAIT state to the RESET state, initiating a BER measurement sequence.
		[1]: ARM
		Asserting this bit causes a state transition from the WAIT state to the RESET state, initiating a diagnostic sequence. In the ARMED state, deasserting this bit causes a state transition to the READ state if one of the states of bits [5:2] below is not met.
		[5:2]:
		0001 In the ARMED state, causes a trigger event (transition to the READ state) when an error is detected (i.e., an unmasked 1 on the Sdata bus).
		0010 In the ARMED state, causes a trigger event (transition to the READ state) when the qualifier pattern is detected in Rdata.
		0100 In the ARMED state, causes a trigger event (transition to the READ state) when the eye_scan_trigger port asserts High.
		1000 In the ARMED state, causes a trigger event (transition to the READ state) immediately.



Table 4-20: RX Margin Analysis Attributes (Cont'd)

Attribute	Туре	Description		
es_control_status	4-bit	[0]: DONE. Asserted High only in the WAIT, END, or READ states.		
	Binary	[3:1]: Current state of the state machine:		
		WAIT 000		
		RESET 001		
		COUN 011		
		END 010		
		ARMED 101		
		READ 100		
es_rdata_byte4, es_rdata_byte3, es_rdata_byte2, es_rdata_byte1, es_rdata_byte0	16-bit Binary	These five 16-bit quantities comprise the 80-bit es_rdata. (es_rdata_byte4[15:0] holds bits [79:64], etc.) When a trigger event occurs in the ARMED state, es_rdata[39:0] is the present state of the Rdata bus and es_rdata[79:40] is the previous state of the Rdata bus.		
es_sdata_byte4, es_sdata_byte3, es_sdata_byte2, es_sdata_byte1, es_sdata_byte0	16-bit Binary	These five 16-bit quantities comprise the 80-bit es_sdata. (es_sdata_byte4[15:0] holds bits [79:64], etc.) When a trigger event occurs in the ARMED state, es_sdata[39:0] is the present state of the Sdata bus and es_sdata[79:40] is the previous state of the Sdata bus.		
es_error_count	16-bit Hex	In END and WAIT states, contains the final error count for the preceding BER measurement.		
es_sample_count	16-bit Hex	In END and WAIT states, contains the final sample count for the preceding BER measurement.		
RX_DATA_WIDTH	Integer	Sets the bit width of the RXDATA port. When 8B/10B encoding is enabled, RX_DATA_WIDTH must be set to 20, 40, or 80. Valid settings are 16, 20, 32, 40, 64, and 80.		
		See Interface Width Configuration, page 313 for more details.		
USE_PCS_CLK_PHASE_SEL	1-bit Binary	If set to 1, the Eye Scan 4T clock phase is determined by ES_CLK_PHASE_SEL.		
		If set to 0, the descrializer phase detector determines the phase of the Eye Scan 4T clock.		
		Under some conditions, the deserializer phase detector might switch within the ±0.5 UI bounds of an eye scan, resulting in incorrect BER measurements at the left and/or right edges of the scan. If this is observed, it can be remedied by asserting USE_PCS_CLK_PHASE_SEL (deasserted by default) and then determining which value of ES_CLK_PHASE SEL provides an eye.		
ES_CLK_PHASE_SEL	1-bit Binary	If USE_PCS_CLK_PHASE_SEL is asserted, setting this bit to 1 selects one phase of the Eye Scan 4T clock. Setting it to 0 selects the other phase.		



Table 4-20: RX Margin Analysis Attributes (Cont'd)

Attribute	Туре	Description			
RX_INT_DATAWIDTH	Integer	1: 32- or 40-bit interface			
		0: 16- or 20-bit interface			
		(See description of RX_INT_DATAWIDTH in Table 4-50.)			
		Width of valid data on Rdata and Sdata buses is RX interconnect logic data width (see RX_DATA_WIDTH) divided by 2 <sup>(1-RX_INT_DATAWIDTH)</sup> .			
		For the different possible bus widths, the previous and current valid Rdata and Sdata bits correspond to the following indices in ES_SDATA_MASK, ES_QUALIFIER, ES_QUAL_MASK, es_rdata, and es_sdata:			
		valid data width previous data current data  16			
RXOUT_DIV	Integer	QPLL/CPLL output clock divider D for the RX datapath as shown in Figure 2-11, page 45. See Table 2-11 and Table 2-15.			
		Valid settings are 1, 2, 4, 8, and 16.			
		This attribute sets the divider only if the RXRATE port is set to 3 'b000.			
ES_PMA_CFG	1-bit	UltraScale FPGAs only:			
	Binary	Reserved.			
RX_EYESCAN_VS_UT_SIGN	1-bit	1-bit binary UT sign:			
	Binary	0: positive unwrapped threshold			
		1: negative unwrapped threshold			
		Equivalent to ES_VERT_OFFSET[8] in 7 series devices.			
RX_EYESCAN_VS_NEG_DIR	1-bit	1-bit binary offset sign:			
	Binary	1: negative			
		0: positive			
		Equivalent to ES_VERT_OFFSET[7] in 7 series devices.			
RX_EYESCAN_VS_CODE	7-bit Binary	7-bit binary offset magnitude (centered on $\pm$ UT, the unwrapped threshold). Equivalent to ES_VERT_OFFSET[6:0] in 7 series devices.			
RX_EYESCAN_VS_RANGE	2-bit	Sets scale factor for eye scan as follows:			
	Binary	00: 1.5 mV/count (default)			
		01: <b>1.8</b> mV/count			
		10: 2.2 mV/count			
		11: 2.8 mV/count			
EYE_SCAN_SWAP_EN	1-bit Binary	Reserved. Use the recommended value from the Wizard.			
ISCAN_CK_PH_SEL2	1-bit	,			
	Binary	Reserved. Use the recommended value from the Wizard.			

#### Notes:

 ${\bf 1.} \ \ {\bf ES\_SDATA\_MASK5} \ through \ {\bf ES\_SDATA\_MASK9} \ are \ for \ {\bf GTY} \ transceivers \ only.$ 



Table 4-21: DRP Address Map for GTH Transceiver Eye Scan Read-Only (R) Registers

DRP Address Hex (UltraScale FPGA GTH Transceiver)	DRP Address Hex (UltraScale+ FPGA GTH Transceiver)	DRP Bits	R/W	Name	Attribute Bit
151	251	15:0	R	es_error_count	15:0
152	252	15:0	R	es_sample_count	15:0
153	253	3:0	R	es_control_status	3:0
154	254	15:0	R	es_rdata_byte4	79:64
155	255	15:0	R	es_rdata_byte3	63:48
156	256	15:0	R	es_rdata_byte2	47:32
157	257	15:0	R	es_rdata_byte1	31:16
158	258	15:0	R	es_rdata_byte0	15:0
159	259	15:0	R	es_sdata_byte4	79:64
15A	25A	15:0	R	es_sdata_byte3	63:48
15B	25B	15:0	R	es_sdata_byte2	47:32
15C	25C	15:0	R	es_sdata_byte1	31:16
15D	25D	15:0	R	es_sdata_byte0	15:0

# **RX Polarity Control**

# **Functional Description**

If RXP and RXN differential traces are accidentally swapped on the PCB, the differential data received by the GTH transceiver RX are reversed. The GTH transceiver RX allows inversion to be done on parallel bytes in the PCS after the SIPO to offset reversed polarity on differential pair. Polarity control function uses the RXPOLARITY input, which is driven High from the interconnect logic interface to invert the polarity.

### **Ports and Attributes**

Table 4-22 defines the ports required by the RX polarity control function.

**Table 4-22: RX Polarity Control Ports** 

Port	Dir	Clock Domain	Description
RXPOLARITY	In	RXUSRCLK2	The RXPOLARITY port can invert the polarity of incoming data:
			0: Not inverted. RXP is positive and RXN is negative.
			1: Inverted. RXP is negative and RXN is positive.



# **Using RX Polarity Control**

RXPOLARITY can be tied High if the polarity of RXP and RXN needs to be reversed.

## **RX Pattern Checker**

## **Functional Description**

The GTH receiver includes a built-in PRBS checker (see Figure 4-22). This checker can be set to check for one of five industry-standard PRBS patterns. The checker is self-synchronizing and works on the incoming data before comma alignment or decoding. This function can be used to test the signal integrity of the channel.




Figure 4-22: RX Pattern Checker Block



### **Ports and Attributes**

Table 4-23 defines the pattern checker ports.

Table 4-23: Pattern Checker Ports

Port	Dir	Clock Domain	Description
RXPRBSCNTRESET	In	RXUSRCLK2	Resets the PRBS error counter.
RXPRBSSEL[3:0]	In	RXUSRCLK2	Receiver PRBS checker test pattern control. Only these settings are valid:
			4 ' b000: Standard operation mode. (PRBS check is off)
			4'b0001: PRBS-7
			4'b0010: PRBS-9
			4'b0011: PRBS-15
			4'b0100: PRBS-23
			4'b0101: PRBS-31
			After changing patterns, perform a reset of the RX (GTRXRESET, RXPMARESET, or RXPCSRESET) or a reset of the PRBS error counter (RXPRBSCNTRESET) such that the RX pattern checker can attempt to reestablish the link acquired. No checking is done for non-PRBS patterns.
RXPRBSERR	Out	RXUSRCLK2	This non-sticky status output indicates that PRBS errors have occurred. Only use RX_PRBS_ERR_CNT to read the precise bit error counts.
RXPRBSLOCKED	Out	RXUSRCLK2	Output to indicate that the RX PRBS checker has been error free for RXPRBS_LINKACQ_CNT XCLK cycles after reset. Once asserted High, RXPRBSLOCKED does not deassert until reset of the RX pattern checker via a reset of the RX (GTRXRESET, RXPMARESET, or RXPCSRESET in sequential mode) or a reset of the PRBS error counter (RXPRBSCNTRESET).



Table 4-24 defines the pattern checker attributes.

Table 4-24: Pattern Checker Attributes

Attribute	Туре	Description
RX_PRBS_ERR_CNT	32-bit Binary	PRBS error counter. This counter can be reset by asserting RXPRBSCNTRESET. When a single bit error occurs in incoming data, this counter increments by 1. Single bit errors are counted in this manner. When multiple bit errors occur in incoming data, the counter increments by the actual number of bit errors. Counting begins after RXPRBSLOCKED is asserted High. The counter saturates at 32 'hffffffff. This error counter can only be accessed via the DRP interface. Because the DRP only outputs 16 bits of data per operation, two DRP transactions must be completed to read out the complete 32-bit value. To properly read out the error counter:
		In UltraScale FPGAs, read out the lower 16 bits at address $0 \times 15 E$ first, followed by the upper 16 bits at address $0 \times 15 F$ .
		In UltraScale+ FPGAs, read out the lower 16 bits at address $0x25E$ first, followed by the upper 16 bits at address $0x25F$ .
		The above read sequence must be followed.
RXPRBS_ERR_LOOPBACK	1-bit Binary	When this attribute is set to 1, the RXPRBSERR bit is internally looped back to TXPRBSFORCEERR of the same GTH transceiver. This allows synchronous and asynchronous jitter tolerance testing without worrying about data clock domain crossing.
		When this attribute is set to 0, TXPRBSFORCEERR is forced onto the TX PRBS.
RXPRBS_LINKACQ_CNT	Integer	RX pattern checker link acquire count. Used in conjunction with output port RXPRBSLOCKED. After the RX PRBS checker has seen RXPRBS_LINKACQ_CNT XCLK cycles of error-free PRBS data, RXPRBSLOCKED is asserted High. Valid range is 15–255.

# **RX Byte and Word Alignment**

# **Functional Description**

Serial data must be aligned to symbol boundaries before it can be used as parallel data. To make alignment possible, transmitters send a recognizable sequence, usually called a comma. The receiver searches for the comma in the incoming data. When it finds a comma, it moves the comma to a byte boundary so the received parallel words match the transmitted parallel words.



Figure 4-23 shows the alignment to a 10-bit comma. The RX receiving unaligned bits are on the right side. The serial data with the comma is highlighted in the middle. Byte aligned RX parallel data is on the left.




Figure 4-23: Conceptual View of Comma Alignment (Aligning to a 10-Bit Comma)

Figure 4-24 shows TX parallel data on the left side, and RX receiving recognizable parallel data after comma alignment on the right side.




Figure 4-24: Parallel Data View of Comma Alignment

## **Enabling Comma Alignment**

To enable the comma alignment block, the RXCOMMADETEN port is driven High. RXCOMMADETEN is driven Low to bypass the block completely for minimum latency.

## **Configuring Comma Patterns**

To set the comma pattern that the block searches for in the incoming data stream, the ALIGN\_MCOMMA\_VALUE, ALIGN\_PCOMMA\_VALUE, and ALIGN\_COMMA\_ENABLE attributes are used. The comma lengths depend on RX\_DATA\_WIDTH (see Table 4-50, page 316).



Figure 4-25 shows how the ALIGN\_COMMA\_ENABLE masks each of the comma values to allow partial pattern matching.




Figure 4-25: Comma Pattern Masking

Figure 4-26 shows how the commas are combined when ALIGN\_COMMA\_DOUBLE is TRUE.




Figure 4-26: Extended Comma Pattern Definition

Figure 4-27 shows how a comma is combined with ALIGN\_COMMA\_ENABLE to make a wild-carded comma for a 20-bit internal comma. If ALIGN\_COMMA\_DOUBLE is TRUE, the MCOMMA and PCOMMA patterns are combined so that the block searches for two commas in a row. The number of bits in the comma depends on RX\_DATA\_WIDTH. Either a 16-bit or a 20-bit comma alignment mode is possible. A double comma is only detected when the received data has a PCOMMA defined by ALIGN\_PCOMMA\_VALUE followed by an MCOMMA defined by ALIGN\_MCOMMA\_VALUE with no extra bits in between.




Figure 4-27: Extended Comma Pattern Masking



### **Activating Comma Alignment**

Commas are aligned to the closest boundary providing they are found while comma alignment is active. RXMCOMMAALIGNEN is driven High to align on the MCOMMA pattern. RXPCOMMAALIGNEN is driven High to activate alignment on the PCOMMA pattern. Both enable ports are driven to align to either pattern. When ALIGN\_COMMA\_DOUBLE is TRUE, both enable ports must always be driven to the same value.

### **Alignment Status Signals**

While MCOMMA or PCOMMA alignment is active, any matching comma pattern causes the block to realign to the closest boundary. After successful alignment, the block holds RXBYTEISALIGNED High. At this time, RXMCOMMAALIGNEN and RXPCOMMAALIGNEN can be driven Low to turn off alignment and keep the current alignment position. RXPCOMMAALIGNEN must be TRUE for PCOMMAS to cause RXBYTEISALIGNED to go High. Similarly, RXMCOMMAALIGNEN must be TRUE for MCOMMAS to cause RXBYTEISALIGNED to go High. Commas can arrive while RXBYTEISALIGNED is High. If the commas arrive aligned to boundaries, there is no change. If the commas arrive out of position while comma alignment is inactive, the block deasserts RXBYTEISALIGNED until the commas are aligned again. If alignment is still activated for the comma that arrives, the block automatically aligns the new comma to the closest boundary and drives RXBYTEREALIGN High for one RXUSRCLK2 cycle.

In applications that operate at a line rate greater than 5 Gb/s and have excessive noise in the system, the byte align block might falsely align to a wrong byte boundary and falsely assert the RXBYTEISALIGNED signal when no valid data is present. In such applications, a system-level check should be in place for checking the validity of the RXBYTEISALIGNED indicator and data.

In systems that use the RX OOB block, such as PCIe and SATA, after locking to a valid byte boundary and asserting the RXBYTEISALIGNED signal, the byte align block might occasionally deassert the RXBYTEISALIGNED signal even when there is no change in the byte boundary. In such applications, RXBYTEISALIGNED should not be used as a valid indicator of the change in byte boundary after the first assertion.

#### **Alignment Boundaries**

The allowed boundaries for alignment are defined by ALIGN\_COMMA\_WORD and RX\_INT\_DATAWIDTH. The spacing of the possible boundaries is determined by RX\_DATA\_WIDTH, and the number of boundary positions is determined by the number of bytes in the RXDATA interface (refer to Table 4-46, page 313 for RX\_DATA\_WIDTH and RX\_INT\_DATAWIDTH settings). Figure 4-28 shows the boundaries that can be selected.



	T	I	
RX_DATA_WIDTH	RX_INT_DATAWIDTH	ALIGN_COMMA_WORD	Possible R X Alignments (Gray = Comma Can Appear on Byte)
16/20 (2-byte)	0 (2-byte)	1	Byte1 Byte0
16/20 (2-byte)	0 (2-byte)	2	Byte1 Byte0
16/20 (2-byte)	0 (2-byte)	4	Invalid Configuration
32/40 (4-byte)	0 (2-byte)	1	Byte3 Byte2 Byte1 Byte0
32/40 (4-byte)	0 (2-byte)	2	Byte3 Byte2 Byte1 Byte0
32/40 (4-byte)	0 (2-byte)	4	Invalid Configuration
32/40 (4-byte)	1 (4-byte)	1	Byte3 Byte2 Byte1 Byte0
32/40 (4-byte)	1 (4-byte)	2	Byte3 Byte2 Byte1 Byte0
32/40 (4-byte)	1 (4-byte)	4	Byte3 Byte2 Byte1 Byte0
64/80 (8-byte)	1 (4-byte)	1	Byte7 Byte6 Byte5 Byte4 Byte3 Byte2 Byte1 Byte0
64/80 (8-byte)	1 (4-byte)	2	Byte7 Byte6 Byte5 Byte4 Byte3 Byte2 Byte1 Byte0
64/80 (8-byte)	1 (4-byte)	4	Byte7 Byte6 Byte5 Byte4 Byte3 Byte2 Byte1 Byte0

UG576\_c4\_23\_050317

Figure 4-28: Comma Alignment Boundaries



#### **Manual Alignment**

RXSLIDE can be used to override the automatic comma alignment and to shift the parallel data. RXSLIDE is driven High for two RXUSRCLK2 cycles to shift the parallel data by one bit. RXSLIDE must be Low for at least 32 RXUSRCLK2 cycles before it can be used again.

Figure 4-29 shows the waveforms for manual alignment using RXSLIDE in RXSLIDE\_MODE = PCS, before and after the data shift. When RXSLIDE\_MODE = PCS is used, the number of bit shift positions when consecutive RXSLIDE pulses are issued is also determined by the comma alignment boundary set by ALIGN\_COMMA\_WORD, RX\_DATA\_WIDTH, and RX\_INT\_DATAWIDTH. For example, if the RX\_DATA\_WIDTH is 20 bits and ALIGN\_COMMA\_WORD is 1, after the 9th slide operation, the slide position returns back to 0. For the same RX\_DATA\_WIDTH setting, for an ALIGN\_COMMA\_WORD setting of 2, the slide position returns to 0 after the 19th slide operation. Thus in RXSLIDE\_MODE = PCS, a maximum of 40 bits of sliding is possible when RX\_INT\_DATAWIDTH= 1 (4-byte) and ALIGN\_COMMA\_WORD = 4.




Figure 4-29: Manual Data Alignment Using RXSLIDE for RX\_DATA\_WIDTH = 20 Bits and RXSLIDE MODE = PCS

Note relevant to Figure 4-29:

1. Latency between the slide and the slide result at RXDATA depends on the number of active RX PCS blocks in the datapath.



Figure 4-30 shows the waveforms for manual alignment using RXSLIDE in RXSLIDE\_MODE = PMA before and after the data shift. In this mode, the data is shifted right by one bit for every RXSLIDE pulse issued, but there is some intermediate data with the bits shifted left before the final data appears on the bus. When RXSLIDE\_MODE = PMA is used, the RX recovered clock phase is shifted by 2 UI for every alternate RXSLIDE pulse.




Figure 4-30: Manual Data Alignment Using RXSLIDE for RX\_DATA\_WIDTH = 20 Bits and RXSLIDE\_MODE = PMA

Note relevant to Figure 4-30:

1. Latency between the slide and the slide result at RXDATA depends on the number of active RX PCS blocks in the datapath.



### **Ports and Attributes**

Table 4-25 defines the RX byte and word alignment ports.

**Table 4-25: RX Byte and Word Alignment Ports** 

Port Name	Dir	Clock Domain	Description
RXBYTEISALIGNED	Out	RXUSRCLK2	This signal from the comma detection and realignment circuit is High to indicate that the parallel data stream is properly aligned on byte boundaries according to comma detection.
			0: Parallel data stream not aligned to byte boundaries
			1: Parallel data stream aligned to byte boundaries
			There are several cycles after RXBYTEISALIGNED is asserted before aligned data is available at the RX interface.
			RXBYTEISALIGNED responds to plus comma alignment when RXPCOMMAALIGNEN is TRUE. RXBYTEISALIGNED responds to minus comma alignment when RXMCOMMAALIGNEN is TRUE.
			Alignment Status Signals, page 239 describes some conditions when this signal could deviate from the expected behavior.
RXBYTEREALIGN	Out	RXUSRCLK2	This signal from the comma detection and realignment circuit indicates that the byte alignment within the serial data stream has changed due to comma detection.
			0: Byte alignment has not changed
			1: Byte alignment has changed
			Data can be lost or repeated when alignment occurs, which can cause data errors (and disparity errors when the 8B/10B decoder is used).
RXCOMMADET	Out	RXUSRCLK2	This signal is asserted when the comma alignment block detects a comma. The assertion occurs several cycles before the comma is available at the RX interface.
			0: Comma not detected
			1: Comma detected
RXCOMMADETEN	In	RXUSRCLK2	RXCOMMADETEN activates the comma detection and alignment circuit.
			0: Bypass the circuit
			1: Use the comma detection and alignment circuit
			Bypassing the comma and alignment circuit reduces RX datapath latency.



Table 4-25: RX Byte and Word Alignment Ports (Cont'd)

Port Name	Dir	Clock Domain	Description
RXPCOMMAALIGNEN	In	RXUSRCLK2	Aligns the byte boundary when comma plus is detected.
			0: Disabled
			1: Enabled.
RXMCOMMAALIGNEN	In	RXUSRCLK2	Aligns the byte boundary when comma minus is detected.
			0: Disabled
			1: Enabled.
RXSLIDE	In	RXUSRCLK2	RXSLIDE implements a comma alignment bump control. When RXSLIDE is asserted, the byte alignment is adjusted by one bit, which permits determination and control of byte alignment by the interconnect logic. Each assertion of RXSLIDE causes just one adjustment. RXSLIDE must be asserted for a minimum pulse width of two RXUSRCLK2 cycles.
			RXSLIDE must be deasserted for more than 32 RXUSRCLK2 cycles before it can be reasserted to cause another adjustment.
			When asserted, RXSLIDE takes precedence over normal comma alignment.
			For proper operation, set these values:
			RXPCOMMAALIGNEN = 0;
			RXMCOMMAALIGNEN = 0;
			RXCOMMADETEN = 1;
			SHOW_REALIGN_COMMA = FALSE



Table 4-26 defines the RX byte and word alignment attributes.

Table 4-26: RX Byte and Word Alignment Attributes

Attribute	Туре	Description
ALIGN_COMMA_WORD	Integer	This attribute controls the alignment of detected commas within a multi-byte datapath.
		1: Align comma to either of the 2 bytes for a 2-byte interface, any of the 4 bytes for a 4-byte interface, any of the 8 bytes for an 8-byte interface.
		The comma can be aligned to either the even bytes or the odd bytes of RXDATA output.
		2: Align comma to the even bytes only. The aligned comma is guaranteed to be aligned to even bytes RXDATA[9:0] for a 2-byte interface, RXDATA[9:0]/RXDATA[29:20] for a 4-byte interface, RXDATA[9:0]/RXDATA[29:20]/RX[49:40]/RX[69:60] for an 8-byte interface
		4: Align comma to a 4-byte boundary. This setting is not allowed for RX_INT_DATAWIDTH = 0. The aligned comma is guaranteed to be aligned to RXDATA[9:0] for a 4-byte interface, and RXDATA[9:0]/RXDATA[49:40] for an 8-byte interface
		Refer to Figure 4-28, page 240 for comma alignment boundaries allowed for the different ALIGN_COMMA_WORD, RX_DATA_WIDTH and RX_INT_DATAWIDTH settings.
		Protocols that send commas in even and odd positions must set ALIGN_COMMA_WORD to 1.
ALIGN_COMMA_ENABLE	10-bit Binary	Sets which bits in MCOMMA/PCOMMA must be matched to incoming data and which bits can be of any value.
		This attribute is a 10-bit mask with a default value of 111111111. Any bit in the mask that is reset to 0 effectively turns the corresponding bit in MCOMMA or PCOMMA to a don't care bit.
ALIGN_COMMA_DOUBLE	Boolean	Specifies whether a comma match consists of either a comma plus or a comma minus alone, or if both are required in the sequence.
		FALSE: The plus comma (PCOMMA) and minus comma (MCOMMA) are handled separately. An individual match for either can lead to comma detection and alignment.
		TRUE: A comma match consists of a comma plus followed immediately by a comma minus. The match pattern is 20 or 16 bits (as determined by RX_DATA_WIDTH).
		When ALIGN_COMMA_DOUBLE is TRUE, ALIGN_PCOMMA_DET must be the same as ALIGN_MCOMMA_DET, and RXPCOMMAALIGNEN must be the same as RXMCOMMAALIGNEN.



Table 4-26: RX Byte and Word Alignment Attributes (Cont'd)

Attribute	Туре	Description
ALIGN_MCOMMA_VALUE	10-bit Binary	Defines comma minus to raise RXCOMMADET and align the parallel data. The reception order is right to left. (ALIGN_MCOMMA_VALUE [0] is received first.) The default value is 10 'b1010000011 (K28.5). This definition does not affect 8B/10B encoding or decoding.
ALIGN_MCOMMA_DET	Boolean	Controls the raising of RXCOMMADET on comma minus.
		FALSE: Do not raise RXCOMMADET when comma minus is detected.
		TRUE: Raise RXCOMMADET when comma minus is detected. (This setting does not affect comma alignment.)
ALIGN_PCOMMA_VALUE	10-bit Binary	Defines comma plus to raise RXCOMMADET and align parallel data. The reception order is right to left. (ALIGN_PCOMMA_VALUE [0] is received first.) The default value is 10 'b0101111100 (K28.5). This definition does not affect 8B/10B encoding or decoding.
ALIGN_PCOMMA_DET	Boolean	Controls the raising of RXCOMMADET on comma plus.
		FALSE: Do not raise RXCOMMADET when comma plus is detected.
		TRUE: Raise RXCOMMADET when comma plus is detected. (This setting does not affect comma alignment.)
SHOW_REALIGN_COMMA	Boolean	Defines if a comma that caused realignment is brought out to the RX.
		FALSE: Do not bring the comma that causes realignment to the RX. This setting reduces RX datapath latency
		TRUE: Bring the realignment comma to the RX.
		SHOW_REALIGN_COMMA = TRUE should not be used when ALIGN_COMMA_DOUBLE = TRUE or when manual alignment is used.



Table 4-26: RX Byte and Word Alignment Attributes (Cont'd)

Attribute	Туре	Description
RXSLIDE_MODE	String	Defines the RXSLIDE mode.
		OFF: Default setting. The RXSLIDE feature is not used.
		PCS: PCS is used to perform the bit-slipping function. RXSLIDE is driven High for two RXUSRCLK2 cycles to shift the parallel data (RXDATA) to the left by one bit within the comma alignment boundary determined by the ALIGN_COMMA_WORD, RX_DATA_WIDTH, and RX_INT_DATAWIDTH settings. In this mode, even if RXOUTCLK is sourcing from the RX PMA, the clock phase remains the same. This option requires SHOW_REALIGN_COMMA to be FALSE.
		PMA: PMA is used to perform the bit-slipping function. RXSLIDE is driven High for two RXUSRCLK2 cycles to shift the parallel data (RXDATA) to the right by one bit. If RXOUTCLK is sourcing from the RX PMA, its phase might be changed. This mode provides minimum variation of latency compared to PCS mode. This option requires SHOW_REALIGN_COMMA to be FALSE.
		AUTO: This is an automated PMA mode without using the interconnect logic to monitor the RXDATA and issue RXSLIDE pulses. In this mode, RXSLIDE is ignored. In PCIe applications, this setting is used for FTS lane deskew. This option requires SHOW_ALIGN_COMMA to be FALSE. When RX buffer bypass is used, RXSLIDE_MODE cannot be set to AUTO or PMA.
RXSLIDE_AUTO_WAIT	Integer	Defines how long the PCS (in terms of RXUSRCLK clock cycle) waits for the PMA to auto slide before checking the alignment again. Valid settings are from 0 to 15. The default value is 7. Use the recommended value from the Wizard.
RX_SIG_VALID_DLY	Integer	Reserved. Use the recommended value from the Wizard.
COMMA_ALIGN_LATENCY	7-bit Binary	Current alignment that is used by the byte align block to align the incoming data based on the comma location locked. This register is only accessible via the DRP.



# RX 8B/10B Decoder

# **Functional Description**

If RX received data is 8B/10B encoded, it must be decoded. The GTH transceiver has a built-in 8B/10B encoder in the GTH transceiver TX and an 8B/10B decoder in the GTH transceiver RX, which includes four one-byte 8B/10B decoder modules on the datapath to decode data without consuming device resources. The RX 8B/10B decoder has these features:

- 1. Supports 2-byte, 4-byte, and 8-byte datapath operation
- 2. Provides daisy-chained hookup of running disparity for proper disparity
- 3. Generates K characters and status outputs
- 4. Can be bypassed if incoming data is not 8B/10B encoded
- 5. Pipes out 10-bit literal encoded values when encountering a not-in-table error

### 8B/10B Bit and Byte Ordering

The order of the bits into the 8B/10B decoder is the opposite of the order shown in Appendix A, 8B/10B Valid Characters. 8B/10B decoding requires bit a0 to be received first, but the GTH transceiver always receives the right-most bit first. Consequently, the 8B/10B decoder automatically reverses the bit order of received data before decoding it. Decoded data is available on RXDATA ports. Figure 4-31 shows data received by the GTH transceiver RX when RX\_DATA\_WIDTH = 20, 40, or 80. Data is reconstructed into bytes and sent to the RXDATA interface after the 8B/10B decoder. The number of bits used by RXDATA and corresponding byte orders are determined by RX\_DATA\_WIDTH.

- Only use RXDATA[15:0] if RX\_DATA\_WIDTH = 20
- Only use RXDATA[31:0] if RX\_DATA\_WIDTH = 40
- Use full RXDATA[63:0] if RX\_DATA\_WIDTH = 80

When the 8B/10B decoder is bypassed but RX\_DATA\_WIDTH is set to a multiple of 10, 10-bit characters are passed to the RX data interface with this format:

- The corresponding RXCTRL1 represents the 9th bit
- The corresponding RXCTRLO represents the 8th bit
- The corresponding RXDATA byte represents the [7:0] bits






Figure 4-31: 8B/10B Decoder Bit and Byte Order

#### **Decoder Error Detection**

The decoder can provide both disparity check and out-of-table error detection. Disparity check is performed by the decoder. When the data byte on RXDATA arrives with the wrong disparity, RXCTRL1 is asserted High. This is shown in Figure 4-32. The figure shows a



waveform at the RX data interface when the decoder receives good data (A), data with disparity error (B), and good data again (C).




Figure 4-32: RX Data with Disparity Error

The 8B/10B decoder performs out-of-table error detection and drives the RXCTRL3 port High when it is enabled, but receives a 10-bit character that cannot be mapped into a valid 8B/10B character listed in Appendix A, Valid Data Characters. When this occurs, the non-decoded 10-bit character is piped out of the decoder through the RX data interface with this format:

- The corresponding RXCTRL1 represents the 9th bit
- The corresponding RXCTRL0 represents the 8th bit
- The corresponding RXDATA byte represents the [7:0] bits
- The corresponding RXCTRL3 represents that an invalid 8B/10B character error occurred

Figure 4-33 shows a waveform at the RX data interface when the decoder receives good data (A), data with an invalid character (B), and good data again (C). When an error occurs during (B), RXCTRL0 represent non-decoded data bit [8] and RXCTRL1 represent the non-decoded data bit [9], where the RXDATA represents the non-decoded data bits [7:0].




Figure 4-33: RX Data with Out-of-Table Error



### **Special Characters**

8B/10B decoding includes special characters (K characters) that are often used for control functions. When RXDATA is a K character, the decoder drives RXCTRL0 High.

If DEC\_PCOMMA\_DETECT is set to TRUE, the decoder drives the corresponding RXCTRL2 High whenever RXDATA is a positive 8B/10B comma. If DEC\_MCOMMA\_DETECT is TRUE, the decoder drives the corresponding RXCTRL2 bit High whenever RXDATA is a negative 8B/10B comma.

### **Ports and Attributes**

Table 4-27 defines the ports required by RX 8B/10B decoder.

Table 4-27: RX 8B/10B Decoder Ports

Port	Dir	Clock Domain	Description
RX8B10BEN In	In	RXUSRCLK2	RX8B10BEN selects the use of the 8B/10B decoder in the RX datapath, just after the comma detection/realignment block. If this input is Low, the literal 10-bit data comes out as {RXCTRL1, RXCTRL0, RXDATA<8 bits>}.
			1: 8B/10B decoder enabled
			0: 8B/10B decoder bypassed (reduces latency)
RXCTRL2[7:0] Ou	Out	RXUSRCLK2	Active High indicates the corresponding byte shown on RXDATA is a comma character.
			RXCTRL2[7] corresponds to RXDATA[63:56]
			RXCTRL2[6] corresponds to RXDATA[55:48]
			RXCTRL2[5] corresponds to RXDATA[47:40]
			RXCTRL2[4] corresponds to RXDATA[39:32]
			RXCTRL2[3] corresponds to RXDATA[31:24]
			RXCTRL2[2] corresponds to RXDATA[23:16]
			RXCTRL2[1] corresponds to RXDATA[15:8]
			RXCTRL2[0] corresponds to RXDATA[7:0]



Table 4-27: RX 8B/10B Decoder Ports (Cont'd)

Port	Dir	Clock Domain	Description
RXCTRL0[15:0] O	Out	RXUSRCLK2	Active High indicates the corresponding byte shown on RXDATA is a K character when 8B/10B decoding is enabled. RXCTRL0[15:8] are unused.
			RXCTRL0[7] corresponds to RXDATA[63:56]
			RXCTRL0[6] corresponds to RXDATA[55:48]
			RXCTRL0[5] corresponds to RXDATA[47:40]
			RXCTRL0[4] corresponds to RXDATA[39:32]
			RXCTRL0[3] corresponds to RXDATA[31:24]
			RXCTRL0[2] corresponds to RXDATA[23:16]
			RXCTRL0[1] corresponds to RXDATA[15:8]
			RXCTRL0[0] corresponds to RXDATA[7:0]
			This is bit 8 of non-decoded data if the 8B/10B decoder is bypassed or the corresponding bit of RXCTRL3 is High. Refer to RX Interface, page 312.
RXCTRL1[15:0]	Out	RXUSRCLK2	Active High indicates the corresponding byte shown on RXDATA has a disparity error. RXCTRL1[15:8] are unused.
			RXCTRL1[7] corresponds to RXDATA[63:56]
			RXCTRL1[6] corresponds to RXDATA[55:48]
			RXCTRL1[5] corresponds to RXDATA[47:40]
			RXCTRL1[4] corresponds to RXDATA[39:32]
			RXCTRL1[3] corresponds to RXDATA[31:24]
			RXCTRL1[2] corresponds to RXDATA[23:16]
			RXCTRL1[1] corresponds to RXDATA[15:8]
			RXCTRL1[0] corresponds to RXDATA[7:0]
			This is bit 9 of non-decoded data if the 8B/10B decoder is bypassed or the corresponding bit of RXCTRL3 is High. Refer to RX Interface, page 312.
RXCTRL3[7:0]	Out	RXUSRCLK2	Active High indicates the corresponding byte shown on RXDATA was not a valid character in the 8B/10B table.
			RXCTRL3[7] corresponds to RXDATA[63:56]
			RXCTRL3[6] corresponds to RXDATA[55:48]
			RXCTRL3[5] corresponds to RXDATA[47:40]
			RXCTRL3[4] corresponds to RXDATA[39:32]
			RXCTRL3[3] corresponds to RXDATA[31:24]
			RXCTRL3[2] corresponds to RXDATA[23:16]
			RXCTRL3[1] corresponds to RXDATA[15:8]
			RXCTRL3[0] corresponds to RXDATA[7:0]



Table 4-28: RX 8B/10B Decoder Attributes

Attribute	Туре	Description
RX_DISPERR_SEQ_MATCH	String	Specifies whether the disparity error status of a decoded byte must match the indicator in the channel bonding and clock correction sequence.
		When TRUE, indicates the disparity error status must be matched.
		When FALSE, ignores the disparity error status.
DEC_MCOMMA_DETECT	String	When set to TRUE, drives the per byte flag RXCTRL2 High when an MCOMMA is detected.
		When set to FALSE, RXCTRL2 is Low when a negative comma is detected.
DEC_PCOMMA_DETECT	String	When set to TRUE, drives the per byte flag RXCTRL2 High when a PCOMMA is detected.
		When set to FALSE, RXCTRL2 is Low when a positive comma is detected.
DEC_VALID_COMMA_ONLY	String	When set to TRUE, drives the per byte flag RXCTRL2 High when only IEEE 802.3 valid commas K28.1, K28.5, and K28.7 are detected.
		When set to FALSE, RXCTRL2 is for positive or negative 8B/10B commas, depending how you set DEC_PCOMMA_DETECT and DEC_MCOMMA_DETECT.
RX_DATA_WIDTH	3-bit Binary	The PCS data width is set at the interconnect logic interface with values of 16, 20, 32, 40, 64, or 80 (if 8B/10B decoding is not used) or 20, 40, 80 (if 8B/10B decoding is used).

## **Enabling and Disabling 8B/10B Decoding**

To enable the 8B/10B decoder, RX8B10BEN must be driven High. RX\_DATA\_WIDTH must be set to a multiple of 10 (20, 40, 80) with the 8B/10B decoder enabled.

To disable the 8B/10B decoder on the GTH receiver path, RX8B10BEN must be driven Low. When the decoder is disabled, RX\_DATA\_WIDTH can be set to a multiple of 8 or 10 (16, 20, 32, 40, 64, 80). The operation of the RXDATA port with 8B/10B decoding bypassed is described in RX Interface, page 312.

# **RX Buffer Bypass**

## **Functional Description**

Bypassing the RX elastic buffer is an advanced feature of the GTH transceiver. The RX phase alignment circuit is used to adjust the phase difference between the SIPO parallel clock domain and the RX XCLK domain in order to effect reliable data transfer from the SIPO into



the PCS. It also performs the RX delay alignment by adjusting the RXUSRCLK to compensate for the temperature and voltage variations. The combined RX phase and delay alignments can be automatically performed by the GTH transceiver or manually controlled. Figure 4-42 shows the XCLK and RXUSRCLK domains, and Table 4-32 shows trade-offs between buffering and phase alignment.

The RX elastic buffer can be bypassed to reduce latency when the RX recovered clock is used to source RXUSRCLK and RXUSRCLK2. When the RX elastic buffer is bypassed, latency through the RX datapath is low and deterministic, but clock correction and channel bonding are not available.

Figure 4-34 shows how RX phase alignment allows the RX elastic buffer to be bypassed. Before RX phase alignment, there is no guaranteed phase relationship between the SIPO parallel clock domain and the RX XCLK domain. RX XCLK is configured to use RXUSRCLK when using RX phase alignment. RX phase alignment selects a phase shifted version of the RX recovered clock from the CDR (XCLK) so that there is no significant phase difference between SIPO parallel clock and RX XCLK.

When RX buffer bypass is used, RXSLIDE\_MODE cannot be set to AUTO or PMA.




Figure 4-34: Using RX Phase Alignment

#### **Ports and Attributes**

Table 4-29 defines the RX buffer bypass ports.



Table 4-29: RX Buffer Bypass Ports

Port	Dir	Clock Domain	Description
RXPHDLYRESET	In	Async	RX phase alignment hard reset to force RXUSRCLK to the center of the delay alignment tap. The delay alignment tap has a full range of ±4 ns and a half range of ±2 ns. This hard reset can be used to initiate the GTH transceiver to perform the RX phase and delay alignment automatically when all other RX buffer bypass input ports are set Low. Xilinx recommends using RXDLYSRESET only for phase and delay alignment.
RXPHALIGN	In	Async	Sets the RX phase alignment. Tied Low when using the auto alignment mode.
RXPHALIGNEN	In	Async	RX phase alignment enable. Tied Low when using the auto alignment mode.
RXPHDLYPD	In	Async	RX phase and delay alignment circuit power down. Tied High when a) RXPD is asserted or b) RXOUTCLKSEL is set to 3 'b010 but the recovered clock is not available. Tied Low during RX buffer bypass mode normal operation. 0: Power-up the RX phase and delay alignment circuit. 1: Power-down the RX phase and delay alignment circuit.
RXPHOVRDEN	In	Async	RX phase alignment counter override enable. Tied Low when not in use.
			0: Normal operation.
			1: Enables the RX phase alignment counter override with the RXPH_CFG[10:6] value.
RXDLYSRESET	In	Async	RX delay alignment soft reset to gradually shift RXUSRCLK to the center of the delay alignment tap. The delay alignment tap has a full range of ±4 ns and a half range of ±2 ns. This soft reset can be used to initiate the GTH transceiver to perform the RX phase and delay alignment automatically when all other RX bypass buffer input ports are Low.
RXDLYBYPASS	In	Async	RX delay alignment bypass.
			0: Uses the RX delay alignment circuit.
			1: Bypasses the RX delay alignment circuit.
RXDLYEN	In	Async	RX delay alignment enable. Tied Low when not in use.
RXDLYOVRDEN	In	Async	RX delay alignment counter override enable. Tied Low when not in use.  0: Normal operation.
			1: Enables the RX delay alignment counter override with the RXDLY_CFG[14:6] value.



Table 4-29: RX Buffer Bypass Ports (Cont'd)

Port	Dir	Clock Domain	Description
RXPHALIGNDONE	Out	Async	RX phase alignment done. When the auto RX phase and delay alignment are used, the second rising edge of RXPHALIGNDONE detected after RXDLYSRESETDONE assertion indicates RX phase and delay alignment are done.
			The alignment of data in RXDATA can change after the second rising edge of RXPHALIGNDONE.
RXDLYSRESETDONE	Out	Async	RX delay alignment soft reset done.
RXSYNCMODE	In	Async	Multi-lane auto mode:
			0: RX buffer bypass slave lane
			1: RX buffer bypass master lane
			This input is not used in multi-lane manual mode.
			For single-lane auto mode, this port should be tied High.
RXSYNCALLIN	In	Async	Single-lane auto mode: Connect this input to its own RXPHALIGNDONE.
			Multi-lane auto mode: Connect this input to the ANDed signal of RXPHALIGNDONE of the master and all slave lanes.
			Multi-lane manual mode: This input is not used in multi-lane manual mode.
RXSYNCIN	In	Async	Only valid in multi-lane auto mode applications. Connect this input to RXSYNCOUT from RX buffer bypass master lane.
RXSYNCOUT	Out	Async	Only valid for RX buffer bypass master lane in multi-lane auto mode applications. Connect this signal to the RXSYNCIN of each lane within the multi-lane application.
RXSYNCDONE	Out	Async	Indicates RX Buffer Bypass alignment procedure completion. Only valid for RX buffer bypass master lane in auto mode operation.
RXSLIPOUTCLK	In	RXUSRCLK2	Reserved. Use the recommended value from the Wizard.
RXSLIPPMA	In	RXUSRCLK2	Reserved. Use the recommended value from the Wizard.
RXPHALIGNERR	Out	Async	RX phase align error.

Table 4-30 defines the RX buffer attributes.



Table 4-30: RX Buffer Bypass Attributes

Attribute	Туре	Description
RXBUF_EN	Boolean	Use or bypass the RX elastic buffer.
		TRUE: Uses the RX elastic buffer (default).
		FALSE: Bypasses the RX elastic buffer (advanced feature).
RX_XCLK_SEL	String	Selects the clock source used to drive the RX parallel clock domain (XCLK).
		RXDES: Selects the RX recovered clock as source of XCLK. Used when using the RX elastic buffer.
		RXUSR: Selects RXUSRCLK as the source of XCLK. Used when bypassing the RX elastic buffer.
RXPH_CFG	24-bit Binary	Reserved. Use the recommended value from the Wizard.
RXPH_MONITOR_SEL	5-bit Binary	Reserved. Use the recommended value from the Wizard.
RXPHDLY_CFG	16-bit Binary	RX phase and delay alignment configuration. RXPHDLY_CFG[13] = 1 is used to set the RX delay alignment tap to the full range of $\pm 4$ ns. RXPHDLY_CFG[13] = 0 is used to set the RX delay alignment tap to the half range of $\pm 2$ ns.
		Reserved. Use the recommended value from the Wizard.
RXDLY_CFG	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDLY_LCFG	9-bit Binary	Reserved. Use the recommended value from the Wizard.
RXDLY_TAP_CFG	16-bit Binary	Reserved. Use the recommended value from the Wizard.
RX_DDI_SEL	6-bit Binary	RX data delay insertion select.
		Reserved. Use the recommended value from the Wizard.
RXSYNC_MULTILANE	1-bit Binary	Indicates whether the lane is used as part of a multi-lane interface. Only valid on RX buffer bypass master lane in auto mode.
		0: This lane is used in single-lane mode.
		1: This lane is used in multi-lane mode.
RXSYNC_SKIP_DA	1-bit Binary	Control to skip delay alignment procedure. Only valid on RX buffer bypass master lane in auto mode.
		0: RX delay alignment procedure occurs.
		1: RX delay alignment procedure is skipped.
RXSYNC_OVRD	1-bit Binary	Manual mode override.
		0: RX Buffer bypass auto mode is enabled.
		1: RX Buffer bypass manual mode is used. RX Buffer bypass control is implemented in interconnect logic.
TST_RSV[0]	1-bit Binary	0: Normal.
		1: Override data delay insertion (DDI) delay setting with RX_DDI_SEL attribute.
RX_CLK_SLIP_OVRD	5-bit Binary	Reserved. Use the recommended value from the Wizard.



## **RX Buffer Bypass Use Modes**

RX phase alignment can be performed on one channel (single lane) or a group of channels sharing a single RXOUTCLK (multi-lane). RX buffer bypass supports single-lane auto mode, and multi-lane applications in manual and auto mode (Table 4-31).

Table 4-31: RX Buffer Bypass Use Modes

RX Buffer Bypass	GTH Transceiver
Single-Lane	Auto
Multi-Lane	Manual or Auto

#### Notes:

## Using RX Buffer Bypass in Single-Lane Auto Mode

Use these transceiver settings to bypass the RX buffer:

- RXBUF\_EN = FALSE.
- RX\_XCLK\_SEL = RXUSR.
- RXOUTCLKSEL = 010b to select the RX recovered clock as the source of RXOUTCLK.

With the RX recovered clock selected, RXOUTCLK is to be used as the source of RXUSRCLK. You must ensure that RXOUTCLK and the selected RX recovered clock are running and operating at the desired frequency. When the RX elastic buffer is bypassed, the RX phase alignment procedure must be performed after these conditions:

- Resetting or powering up the receiver.
- Resetting or powering up the CPLL and/or QPLL.
- Changing the RX recovered clock source or frequency.
- Changing the RX line rate.

To set up RX buffer bypass in single-lane auto mode, set these attributes:

- RXSYNC\_MULTILANE = 0
- RXSYNC\_OVRD = 0

<sup>1.</sup> In stacked silicon interconnect (SSI) technology devices, multi-lane RX buffer bypass crossing SLR boundaries is supported when RX\_INT\_DATAWIDTH = RX\_DATA\_WIDTH.



Set the ports as per Figure 4-35.




Figure 4-35: RX Buffer Bypass—Single-Lane, Auto Mode Port Connection

Figure 4-36 shows the required steps to perform the auto RX phase alignment and use the RX delay alignment to adjust RXUSRCLK to compensate for temperature and voltage variations.




Figure 4-36: RX Buffer Bypass Example—Single-Lane Auto Mode

Notes relevant to Figure 4-36:

- 1. The sequence of events in Figure 4-36 is not drawn to scale.
- 2. After conditions such as a receiver reset or RX rate change, RX phase alignment must be performed to align XCLK and RXUSRCLK. Wait until exiting RXELECIDLE and RX CDR is locked before asserting RXDLYSRESET to start the RX phase and delay alignments.
- 3. Wait until RXDLYSRESETDONE is High. RXDLYSRESETDONE will stay asserted for a minimum of 100 ns.
- 4. When RXSYNCDONE is asserted, the alignment procedure is completed. This signal will remain asserted until the alignment procedure is re-initiated.
- 5. Upon the assertion of RXSYNCDONE, RXPHALIGNDONE indicates whether alignment is achieved and maintained.
- 6. RX delay alignment continues to adjust RXUSRCLK to compensate for temperature and voltage variations.



It is necessary to start the RX phase alignment after RX CDR is locked to ensure that the RX recovered clock and RXUSRCLK are stable and ready to be used for alignment. When the RX elastic buffer is bypassed, data received from the PMA can be distorted due to phase differences after conditions such as a transceiver reset or rate change. If the received data evaluated at the interconnect logic interface is invalid, the RX phase alignment needs to be repeated while the RX CDR is locked.

## Using RX Buffer Bypass in Multi-Lane Manual Mode

When a multi-lane application requires RX buffer bypass, phase alignment can be performed manually or automatically.

This section describes the steps required to perform the multi-lane RX buffer bypass alignment procedure manually:

- Master: In a multi-lane application, the buffer bypass master is the lane that is the source of RXOUTCLK. In a multi-lane application, the middle-most GTH transceiver should be selected to be the source of RXOUTCLK. For example, in a multi-lane application of 12 GTH transceivers made up of three contiguous Quads, one of the middle GTH transceivers in the middle Quad should be selected as the source for RXUSRCLK and RXUSRCLK2.
- Slave: All the lanes that share the same RXUSRCLK/RXUSRCLK2, which is generated from the RXOUTCLK of the buffer bypass master.



Figure 4-37 shows an example of buffer bypass master versus slave lanes.




Figure 4-37: Example of RX Buffer Bypass Master versus Slave Lanes


Use these transceiver settings to bypass the RX elastic buffer:

- RXBUF\_EN = FALSE
- RX\_XCLK\_SEL = RXUSR
- RXOUTCLKSEL = 3'b010 or 3'b101 to select the RX recovered clock as the source of RXOUTCLK

With the RX recovered clock selected, RXOUTCLK is to be used as the source of RXUSRCLK. You must ensure that RXOUTCLK and the selected RX recovered clock are operating at the desired frequency. When the RX elastic buffer is bypassed, the RX phase alignment procedure must be performed after these conditions:

- Resetting or powering up the receiver
- Resetting or powering up the CPLL and/or QPLL
- Changing the RX recovered clock source or frequency
- Changing the transceiver RX line rate








Figure 4-38: RX Phase and Delay Alignment in Manual Mode

Notes relevant to Figure 4-38:

- 1. The sequence of events shown in Figure 4-38 is not drawn to scale.
- 2. M<sub>\_\*</sub> denotes ports related to the master lane.
- 3. S<sub>\*</sub> denotes ports related to the slave lane(s).
- 4. Set the RXSYNC\_OVRD attribute to 1 'b1.
- 5. Set RXPHDLYRESET and RXDLYBYPASS to Low for all lanes.
- 6. Set RXPHALIGNEN to High for all lanes.
- 7. Assert RXDLYSRESET for all lanes. Hold this signal High until RXDLYSRESETDONE of the respective lane is asserted.
- 8. Deassert RXDLYSRESET for the lane in which the RXDLYSRESETDONE is asserted.
- 9. When RXDLYSRESET of all lanes are deasserted, assert RXPHALIGN for the master lane. Hold this signal High until the rising edge of RXPHALIGNDONE of the master lane is observed.
- 10. Deassert RXPHALIGN for the master lane.
- 11. Assert RXDLYEN for the master lane. This causes RXPHALIGNDONE to be deasserted.
- 12. Hold RXDLYEN for the master lane High until the rising edge of RXPHALIGNDONE of the master lane is observed.
- 13. Deassert RXDLYEN for the master lane.



- 14. Assert RXPHALIGN for all slave lane(s). Hold this signal High until the rising edge of RXPHALIGNDONE of the respective slave lane is observed.
- 15. Deassert RXPHALIGN for the slave lane in which the RXPHALIGNDONE is asserted.
- 16. When RXPHALIGN for all slave lane(s) are deasserted, assert RXDLYEN for the master lane. This causes RXPHALIGNDONE of the master lane to be deasserted.
- 17. Wait until RXPHALIGNDONE of the master lane reasserts. Phase and delay alignment for the multi-lane interface is complete. Continue to hold RXDLYEN for the master lane High to adjust RXUSRCLK to compensate for temperature and voltage variations.

In a multi-lane application, it is necessary to start the RX alignment procedure on the interface after RXELECIDLE is deasserted on any lane. Lock the RX CDR of all lanes before starting the RX alignment procedure. This requirement is to ensure that the RX recovered clocks and RXUSRCLK are stable and ready before alignment.

When the RX elastic buffer is bypassed, data received from the PMA might be distorted due to phase differences after conditions such as a GTH transceiver reset or rate change. If the received data evaluated at the interconnect logic interface is invalid on any lane, repeat the RX alignment procedure for the interface after the RX CDR is locked on all lanes.

## Using RX Buffer Bypass in Multi-Lane Auto Mode

When a multi-lane application requires RX buffer bypass, phase alignment can be performed manually or automatically. This section describes the steps required to perform the multi-lane RX buffer bypass alignment procedure automatically:

- Master: In a multi-lane application, the buffer bypass master is the lane that is the source of RXOUTCLK.
- Slave: These are all the lanes that share the same RXUSRCLK/RXUSRCLK2, which is generated from the RXOUTCLK of the buffer bypass master.



Figure 4-39 shows an example of buffer bypass master versus slave lanes.




Figure 4-39: Example of Buffer Bypass Master versus Slave Lanes

Use these GTH transceiver settings to bypass the RX buffer:

- RXBUF\_EN = FALSE.
- RX\_XCLK\_SEL = RXUSR.
- RXOUTCLKSEL = 3'b010 or 3'b101 to select the RX recovered clock as the source of RXOUTCLK.

With the RX recovered clock selected, RXOUTCLK is to be used as the source of RXUSRCLK. You must ensure that RXOUTCLK and the selected RX recovered clock are running and operating at the desire frequency. When the RX elastic buffer is bypassed, the RX phase alignment procedure must be performed after these conditions:

- Resetting or powering up the GTH receiver.
- Resetting or powering up the CPLL and/or QPLL.
- Changing the RX recovered clock source or frequency.
- Changing the GTH RX line rate.



To set up RX buffer bypass in multi-lane auto mode, set these attributes:

- RXSYNC\_MULTILANE = 1
- RXSYNC\_OVRD = 0

Set the ports as shown in Figure 4-40.




Figure 4-40: RX Buffer Bypass—Multi-Lane Auto Mode Port Connection






Figure 4-41 shows the required steps to perform auto RX phase and delay alignment.

Figure 4-41: RX Buffer Bypass Example—Multi-Lane Auto Mode

Notes relevant to Figure 4-41:

- 1. The sequence of events shown in Figure 4-41 is not drawn to scale.
- 2. M<sub>\_\*</sub> denotes ports related to the master lane.
- 3. S\_\* denotes ports related to the slave lane(s).
- 4. After conditions such as a GTH receiver reset or RX rate change, RX phase alignment must be performed to align XCLK and RXUSRCLK. Wait until exiting RXELECIDLE and RX CDR is locked before asserting RXDLYSRESET to start the RX phase and delay alignments.
- 5. Wait until RXDLYSRESETDONE is High. RXDLYSRESETDONE will stay asserted for a minimum of 100 ns.
- 6. When RXSYNCDONE of the master lane is asserted, the alignment procedure is completed. This signal will remain asserted until alignment procedure is re-initiated.
- 7. Upon the assertion of RXSYNCDONE of the master lane, RXPHALIGNDONE of the master lane indicates whether alignment is achieved and maintained.
- 8. RX delay alignment continues to adjust RXUSRCLK to compensate for temperature and voltage variations.



In a multi-lane application, it is necessary to start the RX alignment procedure on the interface after RXELECIDLE is deasserted on any lane. RX CDR of all lanes needs to be locked before starting the RX alignment procedure. This requirement is to make sure the RX recovered clocks and RXUSRCLK are stable and ready before alignment.

When the RX elastic buffer is bypassed, data received from the PMA can be distorted due to phase differences after conditions such as a GTH transceiver reset or rate change. If the received data evaluated at the interconnect logic interface is invalid on any lane, the RX alignment procedure needs to be repeated for the interface after RX CDR is locked on all lanes.

# TXUSRCLK and RXUSRCLK Sharing Using Both TX and RX Buffer Bypass in Multi-Lane Auto Mode

For GTH transceivers, when a multi-lane application requires both TX and RX buffer bypass, the sharing of TXUSRCLK and RXUSRCLK can be performed. For additional details on this use case, refer to TX Buffer Bypass, page 135.

### **RX Elastic Buffer**

### **Functional Description**

The GTH transceiver RX datapath has two internal parallel clock domains used in the PCS: The PMA parallel clock domain (XCLK) and the RXUSRCLK domain. To receive data, the PMA parallel rate must be sufficiently close to the RXUSRCLK rate, and all phase differences between the two domains must be resolved. Figure 4-42 shows the two parallel clock domains: XCLK and RXUSRCLK.






Figure 4-42: RX Clock Domains

The GTH transceiver includes an RX elastic buffer to resolve differences between the XCLK and RXUSRCLK domains. The phase of the two domains can also be matched by using the RX recovered clock from the transceiver to drive RXUSRCLK and adjusting its phase to match XCLK when the RX buffer is bypassed (see RX Buffer Bypass, page 253). All RX datapaths must use one of these approaches. The costs and benefits of each approach are shown in Table 4-32.

Table 4-32: RX Buffering versus Phase Alignment

	RX Elastic Buffer	RX Phase Alignment
Ease of Use	The RX buffer is the recommended default to use when possible. It is robust and easier to operate.	Phase alignment is an advanced feature that requires extra logic and additional constraints on clock sources. RXOUTCLKSEL must select the RX recovered clock as the source of RXOUTCLK to drive RXUSRCLK.
Clocking Options	Can use RX recovered clock or local clock (with clock correction).	Must use the RX recovered clock.
Initialization	Works immediately.	Must wait for all clocks to stabilize before performing the RX phase and delay alignment procedure.
Latency	Buffer latency depends on features use, such as clock correction and channel bonding.	Lower deterministic latency.



Table 4-32: RX Buffering versus Phase Alignment (Cont'd)

	RX Elastic Buffer	RX Phase Alignment
Clock Correction and Channel Bonding	Required for clock correction and channel bonding.	Not performed inside the transceiver. Required to be implemented in interconnect logic.
RXUSRCLK jitter sensitivity	No sensitivity to RXUSRCLK jitter.	Sensitive to RXUSRCLK jitter.

#### **Ports and Attributes**

Table 4-33 defines the RX buffer ports.

Table 4-33: RX Buffer Ports

Port	Dir	Clock Domain	Description
RXBUFRESET	In	Async	Resets and reinitializes the RX elastic buffer.
RXBUFSTATUS[2:0]	Out	RXUSRCLK2	RX buffer status. The RX elastic buffer underflow or overflow error status are not sticky bits and return to normal condition (000b) if the error clears. When an error condition is detected, an RX elastic buffer reset is recommended. When clock correction is disabled, RXBUFSTATUS codes 001b and 010b can be used by setting RXBUF_ADDR_MODE to FULL.
			000b: Nominal condition. 001b: Number of bytes in the buffer are less than CLK_COR_MIN_LAT
			010b: Number of bytes in the buffer are greater than CLK_COR_MAX_LAT
			101b: RX elastic buffer underflow 110b: RX elastic buffer overflow

Table 4-34 defines the RX buffer attributes.

Table 4-34: RX Buffer Attributes

Attribute	Туре	Description
RXBUF_EN	String	Use or bypass the RX elastic buffer.
		TRUE: Uses the RX elastic buffer (default).
		FALSE: Bypasses the RX elastic buffer (advanced feature) or when the asynchronous gearbox is used.
RX_XCLK_SEL	String	Selects the clock source used to drive the RX parallel clock domain (XCLK).
		RXDES: Selects the RX recovered clock as the source of XCLK. Used when using the RX elastic buffer.
		RXUSR: Selects RXUSRCLK as the source of XCLK. Used when bypassing the RX elastic buffer.



Table 4-34: RX Buffer Attributes (Cont'd)

Attribute	Туре	Description
RX_BUFFER_CFG	6-bit Binary	RX elastic buffer configuration.
		Reserved. Use the recommended value from the Wizard.
RX_DEFER_RESET_BUF_EN	String	Defer RX elastic buffer reset on comma realignment. The time deferred is controlled by RXBUF_EIDLE_HI_CNT.
		TRUE: Enables deferral of RX elastic buffer reset on comma realignment.
		FALSE: Disables deferral of RX elastic buffer reset on comma realignment.
RXBUF_ADDR_MODE	String	RX elastic buffer address mode.
		FULL: Enables the RX elastic buffer for clock correction and channel bonding support.
		FAST: Enables the RX elastic buffer for phase compensation without clock correction and channel bonding support. This mode is recommended for high line rates.
RXBUF_EIDLE_HI_CNT	4-bit Binary	Controls the timing of asserting the GTH transceiver internally generated RX elastic buffer reset on electrical idle when valid data is not present on the RXP/RXN serial lines.
		Reserved. Use the recommended value from the Wizard.
RXBUF_EIDLE_LO_CNT	4-bit Binary	Controls the timing of deasserting the GTH transceiver internally generated RX elastic buffer reset on electrical idle when valid data is present on the RXP/RXN serial lines.
		Reserved. Use the recommended value from the Wizard.
RXBUF_RESET_ON_CB_CHANGE	String	GTH transceiver internally generated RX elastic buffer reset on channel bonding change.
		TRUE: Enables auto RX elastic buffer reset on channel bonding change.
		FALSE: Disables auto RX elastic buffer reset on channel bonding change.
RXBUF_RESET_ON_COMMAALIGN	String	GTH transceiver internally generated RX elastic buffer reset on comma realignment.
		TRUE: Enables auto RX elastic buffer reset on comma alignment.
		FALSE: Disables auto RX elastic buffer reset on comma alignment.



Table 4-34: RX Buffer Attributes (Cont'd)

Attribute	Туре	Description
RX_BUFFER_CFG	6-bit Binary	RX elastic buffer configuration.
		Reserved. Use the recommended value from the Wizard.
RX_DEFER_RESET_BUF_EN	String	Defer RX elastic buffer reset on comma realignment. The time deferred is controlled by RXBUF_EIDLE_HI_CNT.
		TRUE: Enables deferral of RX elastic buffer reset on comma realignment.
		FALSE: Disables deferral of RX elastic buffer reset on comma realignment.
RXBUF_ADDR_MODE	String	RX elastic buffer address mode.
		FULL: Enables the RX elastic buffer for clock correction and channel bonding support.
		FAST: Enables the RX elastic buffer for phase compensation without clock correction and channel bonding support. This mode is recommended for high line rates.
RXBUF_EIDLE_HI_CNT	4-bit Binary	Controls the timing of asserting the GTH transceiver internally generated RX elastic buffer reset on electrical idle when valid data is not present on the RXP/RXN serial lines.
		Reserved. Use the recommended value from the Wizard.
RXBUF_EIDLE_LO_CNT	4-bit Binary	Controls the timing of deasserting the GTH transceiver internally generated RX elastic buffer reset on electrical idle when valid data is present on the RXP/RXN serial lines.
		Reserved. Use the recommended value from the Wizard.
RXBUF_RESET_ON_CB_CHANGE	String	GTH transceiver internally generated RX elastic buffer reset on channel bonding change.
		TRUE: Enables auto RX elastic buffer reset on channel bonding change.
		FALSE: Disables auto RX elastic buffer reset on channel bonding change.
RXBUF_RESET_ON_COMMAALIGN	String	GTH transceiver internally generated RX elastic buffer reset on comma realignment.
		TRUE: Enables auto RX elastic buffer reset on comma alignment.
		FALSE: Disables auto RX elastic buffer reset on comma alignment.



Table 4-34: RX Buffer Attributes (Cont'd)

Attribute	Туре	Description
RXBUF_RESET_ON_EIDLE	String	GTH transceiver internally generated RX elastic buffer reset on electrical idle.
		TRUE: Enables auto reset of RX elastic buffer during an optional reset sequence of an electrical idle state as used in PCI Express operation.
		FALSE: Disables auto RX elastic buffer reset on electrical idle. This should be the default setting.
		<b>Note:</b> For channels with large attenuation (lossy channels typically exceeding 15 dB at Nyquist), Xilinx recommends setting RXBUF_RESET_ON_EIDLE to FALSE because fast transitioning data patterns like the 101010 sequence in CJPAT/CJTPAT can accidentally trigger an electrical idle.
RXBUF_RESET_ON_RATE_CHANGE	String	GTH transceiver internally generated RX elastic buffer reset on rate change.
		TRUE: Enables auto RX elastic buffer reset on rate change.
		FALSE: Disables auto RX elastic buffer reset on rate change.
RXBUF_THRESH_OVRD	String	RX elastic buffer threshold override.
		TRUE: Use the RXBUF_THRESH_OVFLW and RXBUF_THRESH_UNDFLW attributes to set the RX elastic buffer overflow and underflow thresholds, respectively.
		FALSE: Automatically calculates the RX elastic buffer overflow and underflow thresholds. This is the recommended default setting.
RXBUF_THRESH_OVFLW	Integer	RX elastic buffer overflow threshold specified as the number of bytes. If the data latency through the RX elastic buffer is at or above this threshold, the buffer is considered to be in an overflow condition. Used when RXBUF_THRESH_OVRD = TRUE.
		Reserved. Use the recommended value from the Wizard.
RXBUF_THRESH_UNDFLW	Integer	RX elastic buffer underflow threshold specified as number of bytes. If the data latency through the RX elastic buffer is at or below this threshold, the buffer is consider to be in underflow condition. Used when RXBUF_THRESH_OVRD = TRUE.
		Reserved. Use the recommended value from the Wizard.
RXBUFRESET_TIME	5-bit Binary	RX elastic buffer reset time.
		Reserved. Use the recommended value from the Wizard.



## **Using the RX Elastic Buffer**

These settings are used to enable the RX elastic buffer to resolve phase differences between the XCLK and RXUSRCLK domains:

- RXBUF EN = TRUE
- RX\_XCLK\_SEL = RXDES

The content of the RX elastic buffer becomes invalid if an RX elastic buffer overflow or underflow condition occurs. When any of these conditions occur, reset and reinitialize the RX elastic buffer by using GTRXRESET, RXPCSRESET, RXBUFRESET, or the GTH transceiver internally generated RX elastic buffer reset (see RX Initialization and Reset, page 70). The internally generated RX elastic buffer reset can occur on channel bonding change, comma realignment, electrical idle, or rate change conditions.

The RX elastic buffer is also used for clock correction (see RX Clock Correction) and channel bonding (see RX Channel Bonding, page 282). Clock correction is used in cases where XCLK and RXUSRCLK are not frequency matched. Table 4-35 lists common clock configurations and shows whether they require clock correction.

Table 4-35: Common Clock Configurations

Types of Clocking	Require Clock Correction?
Synchronous system where both sides uses the reference clock from the same physical oscillator.	No
Asynchronous system when separate reference clocks are used and the GTH receiver uses an RX recovered clock.	No
Asynchronous system when separate reference clocks are used and the GTH receiver uses a local clock.	Yes

When the RX elastic buffer is used, the setting of CLK\_COR\_MIN\_LAT affects the latency through the buffer, regardless of whether clock correction is used.

# **RX Clock Correction**

## **Functional Description**

The RX elastic buffer is designed to bridge between two different clock domains, RXUSRCLK and XCLK, which is the recovered clock from CDR. Even if RXUSRCLK and XCLK are running at same clock frequency, there is always a small frequency difference. Because XCLK and RXUSRCLK are not exactly the same, the difference can be accumulated to cause the RX elastic buffer to eventually overflow or underflow unless it is corrected. To allow correction, each GTH transceiver TX periodically transmits one or more special characters that the GTH transceiver RX is allowed to remove or replicate in the RX elastic buffer as necessary. By



removing characters when the RX elastic buffer is too full and replicating characters when the RX elastic buffer is too empty, the receiver can prevent overflow or underflow.




Figure 4-43: Clock Correction Conceptual View



#### **Ports and Attributes**

Table 4-36 defines the ports required by RX clock correction functions.

**Table 4-36: RX Clock Correction Ports** 

Port	Dir	Clock Domain	Description
RXBUFRESET	In	Async	Resets the RX elastic buffer and related logic.
RXBUFSTATUS[2:0]	Out	RXUSRCLK2	Indicates the status of the RX elastic buffer:
			000: In nominal operating range where the buffer occupancy is within the CLK_COR_MIN_LAT and CLK_COR_MAX_LAT range
			001: RX elastic buffer occupancy is less than CLK_COR_MIN_LAT
			010: RX elastic buffer occupancy is greater than CLK_COR_MAX_LAT
			101: RX elastic buffer underflow
			110: RX elastic buffer overflow
RXCLKCORCNT[1:0]	Out	RXUSRCLK2	Reports the clock correction status of the RX elastic buffer when the first byte of a clock correction sequence is shown in RXDATA.
			00: No clock correction
			01: One sequence skipped
			10: Two sequences skipped
			11: One sequence added
RX8B10BEN	In	RXUSRCLK2	Active High to enable the 8B/10B decoder in the GTH transceiver RX. If 8B/10B decoding is enabled, RX_DATA_WIDTH must be a multiple of 10 (20, 40, 80). If 8B/10B decoding is not enabled, RX_DATA_WIDTH must be a multiple of 8 or 10 (16, 20, 32, 40, 64, 80).



Table 4-37 defines the attributes required by RX channel bonding.

**Table 4-37: RX Clock Correction Attributes** 

Attribute	Туре	Description
CBCC_DATA_SOURCE_SEL	String	This attribute is used together with RX8B10BEN to select the data source for clock correction and channel bonding.
		When RX8B10BEN is High, CBCC_DATA_SOURCE_SEL = DECODED, the clock correction sequence matches the data decoded after the 8B/10B decoder. CBCC_DATA_SOURCE_SEL = ENCODED, the clock correction sequence matches the raw data from the comma detection and realignment block before the 8B/10B decoder.
		When RX8B10BEN is Low, CBCC_DATA_SOURCE_SEL = DECODED is not supported. CBCC_DATA_SOURCE_SEL = ENCODED, the clock correction sequence matches the raw data from the comma detection and realignment block.
CLK_CORRECT_USE	String	Set TRUE to enable the clock correction function. Set FALSE to disable the clock correction function.
		These attributes need to be set while clock correction disabled:
		CLK_COR_SEQ_1_1 = 10'b0100000000
		CLK_COR_SEQ_2_1 = 10'b0100000000
		CLK_COR_SEQ_1_ENABLE = 4 bl1111
		CLK_COR_SEQ_2_ENABLE = 4 'b1111
CLK_COR_KEEP_IDLE	String	Set TRUE to keep at least one clock correction sequence in the data stream for every continuous stream of clock correction sequences received.
		Set FALSE to remove all clock correction sequences from the byte stream if needed to recenter the RX elastic buffer range.
CLK_COR_MAX_LAT	Integer	Specifies the maximum RX elastic buffer latency. If the RX elastic buffer exceeds CLK_COR_MAX_LAT, the clock correction circuit removes incoming clock correction sequences to prevent overflow.
		The Wizard chooses an optimal CLK_COR_MAX_LAT value based on application requirements. The value selected by the Wizard must be followed to maintain optimal performance and must not be overridden.
CLK_COR_MIN_LAT	Integer	Specifies the minimum RX elastic buffer latency. If the RX elastic buffer drops below CLK_COR_MIN_LAT, the clock correction circuit replicates incoming clock correction sequences to prevent underflow.
		The Wizard chooses a CLK_COR_MIN_LAT value based on application requirements. The value selected by the Wizard must be followed to maintain optimal performance and must not be overriden.



Table 4-37: RX Clock Correction Attributes (Cont'd)

Attribute	Туре	Description
CLK_COR_PRECEDENCE	String	Determines whether clock correction or channel bonding takes precedence when both operations are triggered at the same time.
		TRUE: Clock correction takes precedence over channel bonding if there is opportunity for both
		FALSE: Channel bonding takes precedence over clock correction if there is opportunity for both
CLK_COR_REPEAT_WAIT	Integer	This attribute specifies the minimum number of RXUSRCLK cycles between two successive clock corrections being placed. If this attribute is 0, no limit is placed on how frequently the clock correction character can be placed.
		Valid values for this attribute range from 0 to 31.
CLK_COR_SEQ_LEN	Integer	Defines the length of the sequence in bytes that has to match to detect opportunities for clock correction. This attribute also defines the size of the adjustment (number of bytes repeated or skipped) in a clock correction.
		Valid lengths are 1, 2, and 4 bytes.
CLK_COR_SEQ_1_ENABLE	4-bit Binary	Mask enable bit for the first clock correction sequence.
		CLK_FOR_SEQ_1_ENABLE[0] is the mask bit for CLK_COR_SEQ_1_1.
		CLK_FOR_SEQ_1_ENABLE[1] is the mask bit for CLK_COR_SEQ_1_2.
		CLK_FOR_SEQ_1_ENABLE[2] is the mask bit for CLK_COR_SEQ_1_3.
		CLK_FOR_SEQ_1_ENABLE[3] is the mask bit for CLK_COR_SEQ_1_4.
		When CLK_FOR_SEQ_1_ENABLE[*] is 0, the corresponding CLK_COR_SEQ_1_* is either considered as a don't care or is matched automatically without a comparison.
		When CLK_FOR_SEQ_1_ENABLE[*] is 1, the corresponding CLK_COR_SEQ_1_* is compared for a match.
CLK_COR_SEQ_1_1	10-bit Binary	First clock correction sequence 1 to be compared when CLK_FOR_SEQ_1_ENABLE[0] = 1.
CLK_COR_SEQ_1_2	10-bit Binary	First clock correction sequence 2 to be compared when CLK_FOR_SEQ_1_ENABLE[1] = 1.
CLK_COR_SEQ_1_3	10-bit Binary	First clock correction sequence 3 to be compared when CLK_FOR_SEQ_1_ENABLE[2] = 1.
CLK_COR_SEQ_1_4	10-bit Binary	First clock correction sequence 4 to be compared when CLK_FOR_SEQ_1_ENABLE[3] = 1.



Table 4-37: RX Clock Correction Attributes (Cont'd)

Attribute	Туре	Description
CLK_COR_SEQ_2_USE	String	Set to TRUE if the second clock correction sequence (CLK_COR_SEQ_2_*) is used in addition to the CLK_COR_SEQ_1_* that is always used.
CLK_COR_SEQ_2_ENABLE	4-bit Binary	Mask enable bit for the second clock correction sequence.
		CLK_FOR_SEQ_2_ENABLE[0] is the mask bit for CLK_COR_SEQ_2_1.
		CLK_FOR_SEQ_2_ENABLE[1] is the mask bit for CLK_COR_SEQ_2_2.
		CLK_FOR_SEQ_2_ENABLE[2] is the mask bit for CLK_COR_SEQ_2_3.
		CLK_FOR_SEQ_2_ENABLE[3] is the mask bit for CLK_COR_SEQ_2_4.
		When CLK_FOR_SEQ_2_ENABLE[*] is 0, the corresponding CLK_COR_SEQ_2_* is either considered as a don't care or is matched automatically without a comparison.
		When CLK_FOR_SEQ_2_ENABLE[*] is 1, the corresponding CLK_COR_SEQ_2_* is compared for a match.
CLK_COR_SEQ_2_1	10-bit Binary	Second clock correction sequence 1 to be compared when CLK_FOR_SEQ_2_ENABLE[0] = 1
CLK_COR_SEQ_2_2	10-bit Binary	Second clock correction sequence 2 to be compared when CLK_FOR_SEQ_2_ENABLE[1] = 1
CLK_COR_SEQ_2_3	10-bit Binary	Second clock correction sequence 3 to be compared when CLK_FOR_SEQ_2_ENABLE[2] = 1
CLK_COR_SEQ_2_4	10-bit Binary	Second clock correction sequence 4 to be compared when CLK_FOR_SEQ_2_ENABLE[3] = 1
RX_DATA_WIDTH	Integer	Sets the bit width of the RXDATA port. When 8B/10B encoding is enabled, RX_DATA_WIDTH must be set to 20, 40, or 80. Valid settings are 16, 20, 32, 40, 64, and 80.
		See Interface Width Configuration, page 313 for more details.
RX_DISPERR_SEQ_MATCH	String	Specifies whether the disparity error status of a decoded byte must match the indicator in the channel bonding and clock correction sequence.
		TRUE: The disparity error status must be matched.
		FALSE: The disparity error status is ignored.
RX_INT_DATAWIDTH	Integer	Controls the width of the internal datapath.
		0: 2-Byte internal datapath
		1: 4-Byte internal datapath



Table 4-37: RX Clock Correction Attributes (Cont'd)

Attribute	Туре	Description
ALIGN_COMMA_WORD	Integer	This attribute controls the alignment of detected commas within a multi-byte datapath.
		1: Align the comma to either of the 2 bytes for a 2-byte interface, any of the 4 bytes for a 4-byte interface, and any of the 8 bytes for an 8-byte interface.
		The comma can be aligned to either the even bytes or the odd bytes of the RXDATA output.
		2: Align the comma to the even bytes only. The aligned comma is guaranteed to be aligned to even bytes RXDATA[9:0] for a 2-byte interface, RXDATA[9:0]/RXDATA[29:20] for a 4-byte interface, and RXDATA[9:0]/RXDATA[29:20]/RX[49:40/RX[69:60] for an 8-byte interface
		4: Align the comma to a 4-byte boundary. This setting is not allowed for RX_INT_DATAWIDTH = 0. The aligned comma is guaranteed to be aligned to RXDATA[9:0] for a 4-byte interface and RXDATA[9:0]/RXDATA[49:40] for an 8-byte interface.
		Refer to Figure 4-28 for comma alignment boundaries that are allowed for the different ALIGN_COMMA_WORD, RX_DATA_WIDTH, and RX_INT_DATAWIDTH settings.
		Protocols that send commas in even and odd positions must set ALIGN_COMMA_WORD to 1.
UltraScale+ FPGAs Only		
PCIE3_CLK_COR_EMPTY_THRSH	5-bit Binary	Empty threshold for PCIe Gen3 or Gen4 clock correction buffer.
PCIE3_CLK_COR_FULL_THRSH	6-bit Binary	Full threshold for PCIe Gen3 Gen4 clock correction buffer.
PCIE3_CLK_COR_MAX_LAT	5-bit Binary	Maximum latency (almost full threshold) for PCIe Gen3 or Gen4 clock correction buffer.
PCIE3_CLK_COR_MIN_LAT	5-bit Binary	Minimum latency (almost empty threshold) for PCIe Gen3 or Gen4 clock correction buffer.
PCIE3_CLK_COR_THRSH_TIMER	6-bit Binary	Threshold timer for PCIe Gen3 or Gen4 clock correction buffer. It sets the number of data count cycles before determining if the user needs to add or remove the SKP OS.



## **Using RX Clock Correction**

Follow the steps described in this section to use the receiver's clock correction feature.

#### **Enabling Clock Correction**

Each GTH transceiver includes a clock correction circuit that performs clock correction by controlling the pointers of the RX elastic buffer. To use clock correction, RXBUF\_EN is set to TRUE to turn on the RX elastic buffer, and CLK\_CORRECT\_USE is set to TRUE to turn on the clock correction circuit.

Clock correction is triggered when the RX elastic buffer latency is too high or too low, and the clock correction circuit detects a match sequence. To use clock correction, the clock correction circuit must be configured to set these items:

- RX elastic buffer limits
- Clock correction sequence

#### Setting RX Elastic Buffer Limits

The RX elastic buffer limits are set using CLK\_COR\_MIN\_LAT (minimum latency) and CLK\_COR\_MAX\_LAT (maximum latency). When the number of bytes in the RX elastic buffer drops below CLK\_COR\_MIN\_LAT, the clock correction circuit writes an additional CLK\_COR\_SEQ\_LEN byte from the first clock correction sequence it matches to prevent buffer underflow. Similarly, when the number of bytes in the RX elastic buffer exceeds CLK\_COR\_MAX\_LAT, the clock correction circuit deletes CLK\_COR\_SEQ\_LEN bytes from the first clock correction sequence it matches, starting with the first byte of the sequence. The Wizard chooses an optimal setting for CLK\_COR\_MIN\_LAT and CLK\_COR\_MAX\_LAT based on application requirements. The value selected by the Wizard must be followed to maintain optimal performance and must not be overridden.

## Setting Clock Correction Sequences

The clock correction sequences are programmed using the CLK\_COR\_SEQ\_1\_\* attributes and CLK\_COR\_SEQ\_LEN. Each CLK\_COR\_SEQ\_1\_\* attribute corresponds to one subsequence in clock correction sequence 1. CLK\_COR\_SEQ\_LEN is used to set the number of subsequences to be matched. If the 40-bit or 20-bit internal datapaths are used, the clock correction circuit matches all 10 bits of each subsequence. If the 16-bit or 32-bit internal datapaths are used, only the right-most eight bits of each subsequence are used.

A second, alternate clock correction sequence can be activated by setting CLK\_COR\_SEQ\_2\_USE to TRUE. The first and second sequences share length settings, but use different subsequence values for matching. Set the CLK\_COR\_SEQ\_2\_\* attributes to define the subsequence values for the second sequence.



When using 8B/10B decoding (RX8B10BEN is High), CBCC\_DATA\_SOURCE\_SEL is set to DECODED to search the output of the 8B/10B decoder for sequence matches instead of non-decoded data. This allows the circuit to look for 8-bit values with either positive or negative disparity, and to distinguish K characters from regular characters (see TX 8B/10B Encoder, page 112 and RX 8B/10B Decoder, page 248 for details). Figure 4-44 shows how to set a clock correction sequence byte when RX8B10BEN is High and CBCC\_DATA\_SOURCE\_SEL is set to DECODED.

When CBCC\_DATA\_SOURCE\_SEL is set to ENCODED, the sequence must exactly match incoming raw data. When RX\_DISPERR\_SEQ\_MATCH is set to FALSE, CLK\_COR\_SEQ\_x\_y[9] is not used for matching.




Figure 4-44: Clock Correction Subsequence Settings with CBCC\_DATA\_SOURCE\_SEL = DECODED

Some protocols use clock correction sequences with don't care subsequences. The clock correction circuit can be programmed to recognize these sequences using CLK\_COR\_SEQ\_1\_ENABLE and CLK\_COR\_SEQ\_2\_ENABLE. When the enable bit for a sequence is Low, that byte is considered matched no matter what the value is. Figure 4-45 shows the mapping between the clock correction sequences and the clock correction sequence enable bits.




Figure 4-45: Clock Correction Sequence Mapping



To preserve comma alignment through the elastic buffer, CLK\_COR\_SEQ\_LEN and ALIGN\_COMMA\_WORD must be selected such that they comply with Table 4-38.

Table 4-38: Valid ALIGN\_COMMA\_WORD/CLK\_COR\_SEQ\_LEN Combinations

ALIGN_COMMA_WORD	CLK_COR_SEQ_LEN
1	1, 2, 4
2	2, 4
4	4

#### **Clock Correction Options**

CLK\_COR\_REPEAT\_WAIT is used to control the clock correction frequency. This value is set to the minimum number of RXUSRCLK cycles required between clock correction events. This attribute is set to 0 to allow clock correction to at occur any time. Some protocols allow clock correction to occur at any time, but require that if the clock correction circuit removes sequences, at least one sequence stays in the stream. For protocols with this requirement, CLK\_COR\_KEEP\_IDLE is set to TRUE.

#### **Monitoring Clock Correction**

The clock correction circuit can be monitored using the RXCLKCORCNT and RXBUFSTATUS ports. The RXCLKCORCNT entry in Table 4-36 shows how to decode the values of RXCLKCORCNT to determine the status of the clock correction circuit. The RXBUFSTATUS entry in Table 4-36 shows how to decode the values of RXBUFSTATUS to determine how full the RX elastic buffer is.

# **RX Channel Bonding**

## **Functional Description**

Protocols such as XAUI and PCI Express combine multiple serial transceiver connections to create a single higher throughput channel. Each serial transceiver connection is called one lane. Unless each of the serial connections is exactly the same length, skew between the lanes can cause data to be transmitted at the same time but arrive at different times. Channel bonding cancels out the skew between GTH transceiver lanes by using the RX elastic buffer as a variable latency block. Channel bonding is also called channel deskew or lane-to-lane deskew. GTH transmitters used for a bonded channel all transmit a channel bonding character (or a sequence of characters) simultaneously. When the sequence is received, the GTH receiver can determine the skew between each lane and adjust the latency of RX elastic buffers, so that data is presented without skew at the RX interconnect logic interface.






Figure 4-46: Channel Bonding Conceptual View

RX channel bonding supports 8B/10B encoded data but does not support these encoded data types:

- 64B/66B
- 64B/67B
- 128B/130B
- Scrambled data



#### **Ports and Attributes**

Table 4-39 defines the ports required by RX channel bonding functions.

Table 4-39: RX Channel Bonding Ports

Port	Dir	Clock Domain	Description
RXCHANBONDSEQ	Out	RXUSRCLK2	This port goes High when RXDATA contains the start of a channel bonding sequence.
RXCHANISALIGNED	Out	RXUSRCLK2	This signal from the RX elastic buffer goes High to indicate that the channel is properly aligned with the master transceiver according to observed channel bonding sequences in the data stream. This signal goes Low if an unaligned channel bonding sequence is detected, indicating that channel alignment was lost.
RXCHANREALIGN	Out	RXUSRCLK2	This signal from the RX elastic buffer is held High for at least one cycle when the receiver has changed the alignment between this transceiver and the master.
RXCHBONDI[4:0]	In	RXUSRCLK	Channel bonding control ports used by slaves only. These ports are used to receive channel bonding and clock correction control information from master GTH transceiver RXCHBONDO ports or from daisy-chained slave GTH transceiver RXCHBONDO ports, which are concatenated from the master GTH transceiver.
RXCHBONDO[4:0]	Out	RXUSRCLK	Channel bonding control ports used to propagate channel bonding and clock correction information to the slave GTH transceiver from the master or a daisy-chained slave concatenated from the master. The master RXCHBONDO can be tied to one or multiple slave RXCHBONDI ports. Tie the slave RXCHBONDO to the next level slave RXCHBONDI to form a daisy chain and pass information from the master to each slave.
RXCHBONDLEVEL[2:0]	In	RXUSRCLK2	Indicates the amount of internal pipelining used for the RX elastic buffer control signals. A higher value permits more daisy chaining of RXCHBONDO and RXCHBONDI to ease placement and routing constraints. To minimize required latency through the RX elastic buffer, CHAN_BOND_LEVEL in the master is set to the smallest value possible for the required amount of daisy-chaining. When using a 4-byte internal datapath (RX_INT_DATAWIDTH = 1), the master should not exceed RXCHANBONDLEVEL = 3.



Table 4-39: RX Channel Bonding Ports (Cont'd)

Port	Dir	Clock Domain	Description
RXCHBONDMASTER	In	RXUSRCLK2	Indicates that the transceiver is the master for channel bonding. Its RXCHBONDO port directly drives the RXCHBONDI ports on one or more slave transceivers.
			This port cannot be driven High at the same time as RXCHBONDSLAVE.
RXCHBONDSLAVE	In	RXUSRCLK2	Indicates that this transceiver is a slave for channel bonding. Its RXCHBONDI port is directly driven by the RXCHBONDO port of another slave or master transceiver. If its RXCHBONDLEVEL[2:0] setting is greater than 0, its RXCHBONDO port can directly drive the RXCHBONDI ports on one or more other slave transceivers.  This port cannot be driven High at the same time as RXCHBONDMASTER.
RXCHBONDEN	In	RXUSRCLK2	This port enables channel bonding (from the interconnect logic to both the master and slaves).

Table 4-40 defines the attributes required by RX channel bonding.

Table 4-40: RX Channel Bonding Attributes

Attribute	Туре	Description
CHAN_BOND_MAX_SKEW	Integer	This attribute controls the number of USRCLK cycles that the master waits before ordering the slaves to execute channel bonding. This attribute determines the maximum skew that can be handled by channel bonding. It must always be less than one-half the minimum distance (in bytes or 10-bit codes) between channel bonding sequences. Valid values range from 1 to 14.
CHAN_BOND_KEEP_ALIGN	String	Allows preservation of ALIGN characters during channel bonding for PCI Express.



Table 4-40: RX Channel Bonding Attributes (Cont'd)

Attribute	Туре	Description
CHAN_BOND_SEQ_1_1 CHAN_BOND_SEQ_1_2 CHAN_BOND_SEQ_1_3 CHAN_BOND_SEQ_1_4 CHAN_BOND_SEQ_1_ENABLE	10-bit Binary 4-bit Binary	The CHAN_BOND_SEQ_1 attributes are used in conjunction with CHAN_BOND_SEQ_1_ENABLE to define channel bonding sequence 1. Each subsequence is 10 bits long. The rules for setting the subsequences depend on RX_DATA_WIDTH and CBCC_DATA_SOURCE_SEL.  Not all subsequences need to be used.
		CHAN_BOND_SEQ_LEN determines how much of the sequence is used for a match. If CHAN_BOND_SEQ_LEN = 1, only CHAN_BOND_SEQ_1_1 is used.  CHAN_BOND_SEQ_1_ENABLE can be used to make parts of the sequence don't care. If CHAN_BOND_SEQ_1_ENABLE[k] is 0, CHAN_BOND_SEQ_1_k is a don't-care subsequence
		and is always considered to be a match.
CHAN_BOND_SEQ_2_1 CHAN_BOND_SEQ_2_2 CHAN_BOND_SEQ_2_3 CHAN_BOND_SEQ_2_4	10-bit Binary  LE 4-bit Binary	The CHAN_BOND_SEQ_2 attributes are used in conjunction with CHAN_BOND_SEQ_2_ENABLE to define the second channel bonding sequence. When CHAN_BOND_SEQ_2_USE is TRUE, the second sequence is used as an alternate sequence to trigger channel bonding.
CHAN_BOND_SEQ_2_ENABLE		Each subsequence is 10 bits long. The rules for setting the subsequence depend on RX_DATA_WIDTH and CBCC_DATA_SOURCE_SEL.
		Not all subsequences need to be used. CHAN_BOND_SEQ_LEN determines how many of the subsequences are used for a match. If CHAN_BOND_SEQ_LEN = 1, only CHAN_BOND_SEQ_2_1 is used.
		CHAN_BOND_SEQ_2_ENABLE can be used to make parts of the sequence don't care. If CHAN_BOND_SEQ_2_ENABLE[k] is 0, CHAN_BOND_SEQ_2_k is a don't-care subsequence and is always considered to be a match.
CHAN_BOND_SEQ_2_USE	String	Determines if the two-channel bonding sequence is to be used.
		TRUE: Channel bonding can be triggered by channel bonding sequence 1 or 2.
		FALSE: Channel bonding is only triggered by sequence 1.
CHAN_BOND_SEQ_LEN	Integer	Defines the length in bytes of the channel bonding sequence that the GTH transceiver has to match to find skew. Valid lengths are 1, 2, and 4 bytes.



Table 4-40: RX Channel Bonding Attributes (Cont'd)

Attribute	Туре	Description
CBCC_DATA_SOURCE_SEL	String	This attribute is used to select the data source for clock correction and channel bonding.
		When set to DECODED, selects data from the 8B/10B decoder when RX8B10BEN is High.
		When set to ENCODED, selects data from the comma detection and realignment block.
FTS_DESKEW_SEQ_ENABLE	4-bit Binary	Enable mask for FTS_LANE_DESKEW_CFG.
		FTS_DESKEW_SEQ_ENABLE[0] is for FTS_LANE_DESKEW_CFG[0]
		FTS_DESKEW_SEQ_ENABLE[1] is for FTS_LANE_DESKEW_CFG[1]
		FTS_DESKEW_SEQ_ENABLE[2] is for FTS_LANE_DESKEW_CFG[2]
		FTS_DESKEW_SEQ_ENABLE[3] is for FTS_LANE_DESKEW_CFG[3]
		The default value is 1111.
FTS_LANE_DESKEW_CFG	4-bit Binary	Bit 3: This bit is set to 1'b1 on a slave to freeze the alignment to prevent spurious misalignments or modified alignments that can occur following slip-4, snap-4, or clock correction when good channel alignment is still maintained. This bit is set to 1'b0 on a slave to unfreeze the alignment.
		Bit 2: Specifies whether a "master" channel doing FTS lane deskew that just reached the end of an FTS OS in its lookahead control logic inhibits its own generation of clock correction commands for a brief time. The purpose is to prevent clock correction commands from interfering with operation of the slave's slip-4 and snap-4 logic. The logic guarantees that clock correction can still occur if a full SKP OS is present.
		Bit 1: Specifies whether a "slave" channel doing FTS lane deskew is permitted (1 'b1) or inhibited (1 'b0) from performing an immediate backward alignment adjustment by four bytes (slip-4) if the slave is found to have reached the SKP OS following FTS before the master.
		Bit 0: Specifies whether a "slave" channel doing FTS lane deskew is permitted (1 'b1) or inhibited (1 'b0) from performing an immediate forward alignment adjustment by four bytes (snap-4) if the master is found to have reached the SKP OS following FTS before the slave.



Table 4-40: RX Channel Bonding Attributes (Cont'd)

Attribute	Туре	Description
FTS_LANE_DESKEW_EN	String	This attribute is set to TRUE to enable channel bonding logic for FTS lane deskew. FTS lane deskew is separate from the standard algorithm using channel bonding sequences 1 and 2, and it operates in parallel with the standard algorithm. FTS lane deskew operates only in two-byte mode.
PCS_PCIE_EN	Boolean	This attribute is set to TRUE when the GTH transceiver is used for PCI Express and set to FALSE for all other protocols. The channel bonding function requires this attribute together with TXCHARDISPMODE and TXCHARDISPVAL to support PIPE encode and FTS lane deskew. It also works together with TXELECIDLE to match a shorter sequence from reusing prior channel bonding information after the GTH transceiver returns from electrical idle.
RX_DATA_WIDTH	Integer	Sets the bit width of the RXDATA port. When 8B/10B encoding is enabled, RX_DATA_WIDTH must be set to 20, 40, or 80. Valid settings are 16, 20, 32, 40, 64, and 80.  See Interface Width Configuration, page 313 for more details.
RX_DISPERR_SEQ_MATCH	Boolean	Specifies whether the disparity error status of a decoded byte must match the indicator in the channel bonding and clock correction sequence.
		TRUE: The disparity error must be matched.
		FALSE: The disparity error status is ignored.

# **Using RX Channel Bonding**

Follow the steps described below to use the receiver's channel bonding feature.

#### **Enabling Channel Bonding**

Each GTH transceiver includes a circuit that performs channel bonding by controlling the pointers of the RX elastic buffer. Because channel bonding requires the use of the RX buffer, the RXBUF\_EN attribute must be set to TRUE.

Each GTH transceiver has a channel bonding circuit. Configuring a GTH transceiver for channel bonding requires these steps:

- 1. Set the channel bonding mode for each GTH transceiver.
- 2. Tie the RXCHBONDMASTER of the master transceiver High.
- 3. Tie the RXCHBONDSLAVE of the slave transceiver(s) High.



- 4. Connect the channel bonding port from the master to each slave, either directly or by daisy chaining.
- 5. Set the channel bonding sequence and detection parameters.

#### **Channel Bonding Mode**

The channel bonding mode for each GTH transceiver determines whether channel bonding is active and whether the GTH transceiver is the master or a slave. Each set of channel bonded GTH transceivers must have one master and any number of slaves. To turn on channel bonding for a group of GTH transceivers, one transceiver is set to master. The remaining GTH transceivers in the group are set to slaves.

#### **Connecting Channel Bonding Ports**

The channel bonding operation requires connecting the master GTH transceiver RXCHBONDO port to the RXCHBONDI port of all slaves in the group. Only GTH transceivers belonging to the same column can be channel bonded together. A direct connection is required for adjacent GTH transceivers. To directly connect a master to a slave:

- 1. Connect the RXCHBONDO port of the master to the RXCHBONDI port of the slave.
- 2. Tie the RXCHBONDMASTER of the master transceiver High.
- 3. Tie the RXCHBONDSLAVE of each slave transceiver High.

When GTH transceivers are directly connected, meeting the timing constraints becomes difficult as the transceivers get further apart. The solution to this problem is to connect the transceivers in a daisy chain. Daisy chaining is performed using the RXCHBONDLEVEL[2:0] ports to allow additional pipeline stages between the master and the slave. The RXCHBONDO port of each slave is used as a pipeline stage in the RXCHBONDO path from the master. Figure 4-47 and Figure 4-48 show two daisy-chain examples.






Figure 4-47: Channel Bonding Daisy Chain Example 1




Figure 4-48: Channel Bonding Daisy Chain Example 2

To set up a daisy chain, the GTH transceivers are first connected using RXCHBONDO and RXCHBONDI to create a path from the RXCHBONDI port of each slave to the RXCHBONDO port of the master. The following steps describe how to set the RXCHANBONDLEVEL for the GTH transceivers in the chain:

1. Set the RXCHANBONDLEVEL of the master to 7.



- 2. Set the RXCHANBONDLEVEL of each slave to the RXCHANBONDLEVEL of the GTH transceiver driving the slave's RXCHBONDI port minus 1.
- 3. Find the slave with the lowest level. Subtract this level from the RXCHANBONDLEVEL of all GTH transceivers so that the lowest slave has level 0 and the master has the minimum level required to service all the slaves. When using a 4-byte internal datapath (RX\_INT\_DATAWIDTH = 1), do not have the master exceed RXCHANBONDLEVEL = 3.

When the connections between channel bonding ports among GTH transceivers are being decided, the designer must remember that RXCHBONDI and RXCHBONDO belong to the RXUSRCLK clock domain. Meeting the timing constraint of RXUSRCLK becomes increasingly difficult as RXUSRCLK increases in frequency and as directly connected transceivers get further apart. As long as timing constraints are met, channel bonding transceivers together in adjacent SLRs is possible.

Selecting a GTH transceiver in the middle of the GTH transceiver column to be the master for channel bonding allows for the most flexibility when connecting channel bonding ports. When the channel bonding master is in the middle of the GTH transceiver column, connections can be made to GTH transceivers north and south of the master. Because of the GTH transceiver dedicated clock routing structure, an additional benefit of having the channel bonding master at the center of the GTH transceiver column is that up to 20 GTH transceivers can be channel bonded together using a single clock pin pair.

As long as timing constraints are met, there is no limit to the number of GTH transceivers that can be on a particular RXCHANBONDLEVEL.

### **Setting Channel Bonding Sequences**

The channel bonding sequence is programmed in the same way as the clock correction sequence. CHAN\_BOND\_SEQ\_LEN sets the length of the sequence, and CHAN\_BOND\_SEQ\_1\_\* sets the values of the sequence. If CHAN\_BOND\_SEQ\_2\_USE is TRUE, CHAN\_BOND\_SEQ\_2\_\* sets the values for the alternate second sequence. The number of active bits in each subsequence depends on RX\_DATA\_WIDTH and CBCC\_DATA\_SOURCE\_SEL (see RX Clock Correction, page 273). When RX\_DISPERR\_SEQ\_MATCH is set to FALSE, CHAN\_BOND\_SEQ\_x\_y[9] is not used for matching.

Figure 4-49 shows how the subsequence bits are mapped.






Figure 4-49: Channel Bonding Sequence Settings

As with clock correction sequences, channel bonding sequences can have don't care subsequences. CHAN\_BOND\_SEQ\_1\_ENABLE and CHAN\_BOND\_SEQ\_2\_ENABLE set these bytes. Figure 4-50 shows the mapping of the enable attributes for the channel bonding subsequences.




Figure 4-50: Channel Bonding Sequence Mapping

## Setting the Maximum Skew

When the master receives a channel bonding sequence, it does not trigger channel bonding immediately. Several more bytes must arrive if the slaves have more latency. This wait time effectively becomes the maximum skew that the RX elastic buffer can handle. If the skew is greater than this wait time, the slaves might not receive the sequence by the time the master triggers channel bonding.

Figure 4-51 shows two FIFOs, one for the master and one for the slave. If the slave is behind the master, the master must wait several cycles before triggering channel bonding, otherwise the slow slave does not have the channel bonding sequence in its buffer.






Figure 4-51: Channel Bonding Example (CHAN\_BOND\_MAX\_SKEW = 2 and Master RXCHANBONDLEVEL[2:0] = 1)

CHAN\_BOND\_MAX\_SKEW is used to set the maximum skew allowed for channel bonding sequences 1 and 2. The maximum skew range is 1 to 14. This range must always be less than one-half the minimum distance (in bytes or 10-bit codes) between channel bonding sequences. This minimum distance is determined by the protocol being used.

## Precedence between Channel Bonding and Clock Correction

The clock correction (see RX Clock Correction, page 273) and channel bonding circuits both perform operations on the pointers of the RX elastic buffer. Normally, the two circuits work together without conflict, except when clock correction events and channel bonding events occur simultaneously. In this case, one of the two circuits must take precedence. To make clock correction a higher priority than channel bonding, CLK\_COR\_PRECEDENCE must be set to TRUE. To make channel bonding a higher priority, CLK\_COR\_PRECEDENCE must be set to FALSE.

# **RX Synchronous Gearbox**

## **Functional Description**

The RX synchronous gearbox provides support for 64B/66B and 64B/67B header and payload separation. The gearbox uses output pins RXDATA[63:0] and RXHEADER[2:0] for the



payload and header of the received data in normal mode. Similar to TX Synchronous Gearbox, page 116, the RX synchronous gearbox operates with the PMA using a single clock. Because of this, occasionally, the output data is invalid. Output pins RXHEADERVALID and RXDATAVALID determine if the appropriate header and data are valid. The RX synchronous gearbox supports 2-byte, 4-byte, and 8-byte interfaces.

The data out of the RX synchronous gearbox is not necessarily aligned. Alignment is done in the interconnect logic. The RXGEARBOXSLIP port can be used to slip the data from the gearbox cycle-by-cycle until correct alignment is reached. It takes a specific number of cycles before the bitslip operation is processed and the output data is stable. Descrambling of the data and block synchronization is done in the interconnect logic. A CAUI interface mode is also supported besides the normal gearbox mode.

#### **Ports and Attributes**

Table 4-41 defines the RX gearbox ports.

Table 4-41: RX Gearbox Ports

Port Name	Dir	Clock Domain	Description							
RXDATAVALID[1:0]	Out	RXUSRCLK2	Status output when Gearbox 64B/66B or 64B/67B is used, which indicates that the data appearing on RXDATA is valid. For example, during 64B/66B encoding, this signal is deasserted every 32 cycles for the 8-byte interface (and 4-byte interface with RX_INT_DATAWIDTH= 0) and every 64 cycles for the 2-byte interface (and 4-byte interface with RX_INT_DATAWIDTH = 1).							
			RXDATAVALID[0] indicates that the data appearing on RXDATA is valid in normal mode. The current RXDATA for datastream A is valid in CAUI interface mode.							
			RXDATAVALID[1] indicates that the current RXDATA is valid for datastream B in CAUI interface mode.							
RXGEARBOXSLIP	In	RXUSRCLK2	When High, this port causes the gearbox contents to slip to the next possible alignment. This port is used to achieve alignment with the interconnect logic. Asserting this port for one RXUSRCLK2 cycle changes the data alignment coming out of the gearbox.							
			RXGEARBOXSLIP must be deasserted for at least one cycle and then reasserted to cause a new realignment of the data. If multiple realignments occur in rapid succession, it is possible to pass the proper alignment point without recognizing the correct alignment point in the interconnect logic. RXGEARBOXSLIP for datastream A in CAUI interface mode.							



Table 4-41: RX Gearbox Ports (Cont'd)

Port Name	Dir	Clock Domain	Description
RXHEADER[5:0]	Out	RXUSRCLK2	RXHEADER[2:0]: Header output in normal mode and for datastream A in CAUI interface mode.
			RXHEADER[5:3]: Header output for datastream B in CAUI interface mode.
RXHEADERVALID[1:0]	Out	RXUSRCLK2	Indicates that the RXHEADER is valid when using the gearbox.
			GTH transceiver:
			RXHEADERVALID[0]: Indicates that RXHEADER is valid for the current data in normal mode and for datastream A in CAUI interface mode.
			RXHEADERVALID[1]: Indicates that RXHEADER is valid for datastream B in CAUI interface mode.
RXSLIDE	In	RXUSRCLK2	Used as RXGEARBOXSLIP for datastream B in CAUI interface mode.
RXSTARTOFSEQ[1:0]	Out	RXUSRCLK2	When the gearbox 64B/66B or 64B/67B is enabled, this output indicates when the sequence counter is 0 for the present RXDATA outputs.
			RXSTARTOFSEQ[0]: This output indicates when the sequence counter is 0 for the present RXDATA in normal mode, and for datastream A in CAUI interface mode.
			RXSTARTOFSEQ[1]: This output indicates when the sequence counter is 0 for datastream B in CAUI interface mode.



Table 4-42 defines the RX synchronous gearbox attributes.

Table 4-42: RX Synchronous Gearbox Attributes

Attribute	Туре	Description
GEARBOX_MODE	5-bit Binary	This attribute indicates the TX and RX gearbox modes:  • Bit 4:  • 0: Select synchronous gearbox.  • 1: Select asynchronous gearbox.  • Bit 3:  Unused. Set to 0.  • Bit 2:  0: Normal mode.  1: CAUI interface mode.  • Bit 1:  Unused. Set to 0.  • Bit 0:  0: 64B/67B gearbox mode for Interlaken (only valid for synchronous gearbox).  1: 64B/66B gearbox
RXGEARBOX_EN	String	When TRUE, this attribute enables either the RX synchronous or asynchronous gearbox. Which RX gearbox is enabled depends on the GEARBOX_MODE attribute.

## **Enabling the RX Synchronous Gearbox**

To enable the RX synchronous gearbox for the GTH transceiver, set the attribute RXGEARBOX\_EN to TRUE. Bit 4 of the GEARBOX\_MODE attribute must be set to 0. Bit 3 and 1 are unused and must be set to 0. Bit 2 determines if the normal interface or CAUI interface is used. Bit 0 determines if the 64B/67B gearbox or the 64B/66B gearbox is used.



## **RX Gearbox Operating Modes**

The RX gearbox only supports 2-byte, 4-byte and 8-byte logic interfaces to the interconnect logic.

As shown in Figure 4-52, output ports RXDATA, RXHEADER, RXDATAOUTVALID, and RXHEADEROUTVALID in addition to the RXGEARBOXSLIP input port are used in normal mode (GEARBOX\_MODE[2] = 1'b0).




Figure 4-52: Gearbox Usage in Normal Mode (GEARBOX\_MODE[2] = 1 'b0)



Figure 4-53 shows an example of four cycles of data entering and exiting the RX gearbox for 64B/66B encoding when using a 4-byte logic interface (RX\_DATA\_WIDTH = 32 (4-byte), RX\_INT\_DATAWIDTH = 1 (4-byte)) in normal mode (GEARBOX\_MODE[2] = 1 'b0).




Figure 4-53: RX Gearbox Operation in Normal Mode (GEARBOX\_MODE[2] = 1'b0)

Note relevant to Figure 4-53:

1. As per IEEE Std 802.3ae-2002 nomenclature, H1 corresponds to RxB<0>, H0 to RxB<1>, etc.



The RX gearbox internally manages all sequencing, which differs from the TX gearbox option of either internal or external sequencing. Depending on whether a 2-byte, 4-byte, or 8-byte interface is used, RXDATAOUTVALID and RXHEADEROUTVALID assert and deassert for different periods of length. The RX gearbox encounters similar data and header pauses found in the TX gearbox. Figure 4-54 shows such a pause in addition to RXHEADERVALID and RXDATAVALID being deasserted for one cycle. Figure 4-55 shows the operation for 64B/67B encoding when RX\_DATA\_WIDTH = 16 (2-byte) and RX\_INT\_DATAWIDTH = 0 (2-byte) in normal mode (GEARBOX\_MODE[2] = 1 bo).




Figure 4-54: RX Gearbox When Using 64B/66B Encoding and RX\_DATA\_WIDTH = 64 (8-Byte) and RX\_INT\_DATAWIDTH= 1 (4-Byte) in Normal Mode (GEARBOX\_MODE[2] = 1 'b0)




Figure 4-55: RX Gearbox When Using 64B/67B Encoding and RX\_DATA\_WIDTH = 16 (2-Byte) and RX\_INT\_DATAWIDTH = 0 (2-Byte)



## **RX Gearbox Block Synchronization**

The 64B/66B and 64B/67B protocols depend on block synchronization to determine their block boundaries. Block synchronization is required because all incoming data is unaligned before block lock is achieved. The goal is to search for the valid synchronization header by changing the data alignment. The RXGEARBOXSLIP input port is used to change the gearbox data alignment so that all possible alignments can be checked in normal mode (GEARBOX\_MODE[2] = 1 'b0). (RXSLIDE is used as RXGEARBOXSLIP for the second datastream in the CAUI interface mode (GEARBOX\_MODE[2] = 1 'b1).) The RXGEARBOXSLIP signal feeds back from the block synchronization state machine to the RX gearbox and tells it to slip the data alignment. This process of slipping and testing the synchronization header repeats until block lock is achieved. When using the RX gearbox, a block synchronization state machine is required in the interconnect logic. Figure 4-56 shows the operation of a block synchronization state machine.






Figure 4-56: Block Synchronization State Machine

The state machine works by keeping track of valid and invalid synchronization headers. Upon reset, block lock is deasserted, and the state is LOCK\_INIT. The next state is RESET\_CNT where all counters are zeroed out. The synchronization header is analyzed in the



TEST\_SH state. If the header is valid, sh\_cnt is incremented in the VALID\_SH state, otherwise sh\_count and sh\_invalid\_count are incremented in the INVALID\_SH state.

For the block synchronization state machine shown in Figure 4-56, sh\_cnt\_max and sh\_invalid\_cnt\_max are both constants that are set to 64 and 16, respectively. From the VALID\_SH state, if sh\_cnt is less than the value sh\_cnt\_max and test\_sh is High, the next state is TEST\_SH. If sh\_cnt is equal to sh\_cnt\_max and sh\_invalid\_cnt equals 0, the next state is GOOD\_64 and from there block\_lock is asserted. Then the process repeats again and the counters are cleared to zeros. To achieve block lock, the state machine must receive sh\_cnt\_max number of valid synchronization headers in a row without getting an invalid synchronization header. However, when block lock is achieved sh\_invalid\_cnt\_max – 1, the number of invalid synchronization headers can be received within sh\_cnt\_max number of valid synchronization headers. Thus, once locked, it is harder to break lock.

Figure 4-57 shows a waveform of the block synchronization state machine asserting RXGEARBOXSLIP numerous times because of invalid synchronization headers before achieving data alignment. After the RXGEARBOXSLIP is issued, the state machine waits 32 RXUSRCLK2 cycles before checking for valid synchronization headers.




Figure 4-57: RX Gearbox with Block Synchronization in Normal Mode (GEARBOX\_MODE[2] = 1 'b0)



#### **CAUI** Interface

The CAUI interface requires two data interfaces on the transceiver. This section describes the design of the CAUI interface block on the RX that is implemented in the GTH transceiver. This supports a dual data interface in 64/66 and 64/67 modes (datastream A and datastream B). The CAUI interface mode can be selected by setting the attribute GEARBOX\_MODE[2] to 1 'b1. When in CAUI interface mode, the only allowed settings are RX\_INT\_DATAWIDTH = 1 (4-byte) and RX\_DATA\_WIDTH = 64 (8-byte) or 32 (4-byte).

The top-level RX synchronous gearbox has the following components:

- 1. Two instances of 64/66 2-byte gearbox
- 2. Two instances of 64/67 2-byte gearbox
- 3. Sequence detector

To support the CAUI interface, the GTH transceiver has two instances of each of the 2-byte gearboxes. One instance of the bit demux block is also added. The RXGEARBOXSLIP input signal is used for datastream A, while the RXSLIDE input signal is used as a gearbox slip input for datastream B.

Figure 4-58 shows the CAUI interface (RX path) of the GTH transceiver.




Figure 4-58: CAUI Interface (RX Datapath)



In CAUI interface mode, the bit demux block splits the incoming data stream from the PMA into A and B streams. The block receives 32 bits of encoded data every cycle. All even bits are assigned to datastream A and all odd bits are assigned to datastream B.

Though RX\_INT\_DATAWIDTH = 1 (4-byte) is used in this mode, two 2-byte gearboxes are used to realize the functionality shown in Figure 4-58. The functionality of these 2-byte gearboxes are the same as described in the previous sections for the case when RX\_INT\_DATAWIDTH = 0 (2-byte).

If the PCSL data width is 32 bits each (RX\_DATA\_WIDTH = 64 (8-byte)), the 4-byte to 8-byte converter combines the data streams in such a way that datastreams A and B reach the corresponding PCSLs as shown in Figure 4-59 and Figure 4-60.




Figure 4-59: Input to the 4-Byte to 8-Byte Converter (RX\_DATA\_WIDTH = 64 (8-Byte), RX\_INT\_DATAWIDTH = 1 (4-Byte), GEARBOX\_MODE[2] = 1 'b1)




Figure 4-60: Output of the 4-Byte to 8-Byte Converter (RX\_DATA\_WIDTH = 64 (8-Byte), RX\_INT\_DATAWIDTH = 1 (4-Byte), GEARBOX\_MODE[2] = 1 'b1)



# **RX Asynchronous Gearbox**

## **Functional Description**

The RX asynchronous gearbox only provides support for 64B/66B header and payload separation. The gearbox uses the output pins RXDATA[63:0] and RXHEADER[1:0] for the payload and header in normal mode. 64B/67B is not supported by the RX asynchronous gearbox.

The RX asynchronous gearbox supports 4-byte and 8-byte RX data interface to interconnect logic and requires the use of the 4-byte internal datapath. Scrambling of the data is done in the interconnect logic. A CAUI interface mode is also supported in addition to the normal asynchronous gearbox mode. The CAUI interface is only supported when using the 8-byte RX data interface to interconnect logic. Table 4-43 shows the valid data width combinations for the asynchronous gearbox.

Table 4-43: Valid Data Width Combinations for RX Asynchronous Gearbox

Interface Mode	Internal Datapath Width	Interface Width	XCLK (MHz)	RXUSRCLK (MHz)	RXUSRCLK2 (MHz)
Normal Mode	32	32	RX Line Rate/32	RX Line Rate/33	RX Line Rate/33
	32	64	RX Line Rate/32	RX Line Rate/33	RX Line Rate/66
CAUI Mode	32	64	RX Line Rate/32	RX Line Rate/32	RX Line Rate/66

While the RX synchronous gearbox requires you to monitor the RXDATAVALID port because of invalid data appearing periodically, the RX asynchronous gearbox allows valid data to be continuously received every RXUSRCLK2 cycle. RX buffer bypass is not supported when using the RX asynchronous gearbox because it bridges two clock domains that have different frequencies and phases. The RX asynchronous gearbox is also located in parallel to the RX buffer. Figure 4-61 shows the location of the RX asynchronous gearbox. 32 bits of data always enter the RX asynchronous gearbox on every RX XCLK cycle. Alternating 34 bits (2-bit header and 32-bit payload) and 32 bits (32-bit payload) of data exit the RX asynchronous gearbox every RXUSRCLK cycle.






Figure 4-61: RX Clock Domain Example (RX\_INT\_DATAWIDTH = 1 (4-byte) and RX\_DATA\_WIDTH = 64)

When in normal mode, the data path latency through the RX asynchronous gearbox is measured internally and the reported latency can be accessed by reading a read-only register via DRP. The RX asynchronous gearbox is used in conjunction with the RX programmable dividers. RXOUTCLKSEL must be set to 3 'b101 and an appropriate divide value must be selected to create the required clock frequencies for RXUSRCLK and RXUSRCLK2.



## **Ports and Attributes**

Table 4-44 defines the RX asynchronous gearbox ports.

Table 4-44: RX Asynchronous Gearbox Ports

Port Name	Dir	Clock Domain	Description
RXGEARBOXSLIP	In	RXUSRCLK2	When High, this port causes the gearbox contents to slip to the next possible alignment. This port is used to achieve alignment with the interconnect logic.
			Asserting this port for one RXUSRCLK2 cycle changes the data alignment coming out of the gearbox.
			RXGEARBOXSLIP must be deasserted for at least one cycle and then reasserted to cause a new realignment of the data. If multiple realignments occur in rapid succession, it is possible to pass the proper alignment point without recognizing the correct alignment point in the interconnect logic.
			When in CAUI interface mode, RXGEARBOXSLIP is used for slip datastream A.
RXHEADER[5:0]	Out	RXUSRCLK2	RXHEADER[1:0]: Header output in normal mode and for datastream A in CAUI interface mode.
			RXHEADER[4:3]: Header output for datastream B in CAUI interface mode.
RXHEADERVALID[1:0]	Out	RXUSRCLK2	Indicates if RXHEADER is valid.
			RXHEADERVALID[0]: 1 'b1 indicates that RXHEADER is valid for current data in normal mode and for datastream A in CAUI interface mode. When using an 8-byte RX data interface (RX_DATA_WIDTH = 64), RXHEADERVALID[0] always outputs 1 'b1 indicating RXHEADER is valid for every RXUSRCLK2 cycle. RXHEADERVALID[0] toggles every RXUSRCLK2 cycle when using a 4-byte RX data interface in either normal mode or CAUI interface mode.
			RXHEADERVALID[1]: 1 'b1 indicates that RXHEADER is valid for datastream B in CAUI interface mode. RXHEADERVALID[1] toggles every RXUSRCLK2 cycle when using a 4-byte RX data interface in either normal mode or CAUI interface mode.



Table 4-44: RX Asynchronous Gearbox Ports (Cont'd)

Port Name	Dir	Clock Domain	Description							
RXBUFSTATUS[1:0]	Out	RXUSRCLK2	RXBUFSTATUS provides status for the RX buffer or the RX asynchronous gearbox. When using the RX asynchronous gearbox, the port status is as follows:							
			• Bit 1:							
			0: No RX asynchronous gearbox FIFO overflow.							
			1: RX asynchronous gearbox FIFO overflow.							
			• Bit 0:							
			0: No RX asynchronous gearbox FIFO underflow							
			1: RX asynchronous gearbox FIFO underflow.							
			After the port is set High, it remains High until the RX asynchronous gearbox is reset.							
RXLATCLK	In	Clock	Input port used to provide a clock for the RX asynchronous gearbox latency calculation.							
RXSLIDE	In	RXUSRCLK2	Used as RXGEARBOXSLIP for datastream B in CAUI interface mode.							



Table 4-45 defines the RX asynchronous gearbox ports.

Table 4-45: RX Asynchronous Gearbox Ports

Attribute	Туре	Description
GEARBOX_MODE	5-bit Binary	Selects the TX and RX gearbox operating modes.
		• Bit 4:
		0: Select synchronous gearbox.
		1: Select asynchronous gearbox.
		• Bit3:
		Unused. Set to 0.
		• Bit 2:
		0: Normal mode
		1: CAUI interface mode.
		• Bit 1:
		Unused. Set to 0.
		• Bit 0:
		0: 64B/67B gearbox mode (Only valid for synchronous gearbox).
		1: 64B/66B gearbox.
RXGEARBOX_EN	String	When TRUE, this attribute enables either the RX synchronous or asynchronous gearbox. Which RX gearbox is enabled depends on the GEARBOX_MODE attribute. When FALSE, this attribute disables the RX synchronous and asynchronous gearbox.
RXGBOX_FIFO_INIT_RD_ADDR	Integer	Initialization read address. Reserved. The recommended value from the UltraScale FPGAs Transceiver Wizard must be used.
RX_SAMPLE_PERIOD	3-bit Binary	Number of RXLATCLK cycles of over which averaging takes place for latency calculation.
		3 ' b000: 256
		3'b001: <b>512</b>
		3'b010: <b>1024</b>
		3'b011: 2048
		3'b100:4096
		3'b101: <b>8192</b>
		3'b110: <b>16384</b>
		3'b111: <b>32768</b>
RXGBOX_FIFO_LATENCY	16-bit Binary	Measured latency in UI through the RX asynchronous gearbox averaged over RX_SAMPLE_PERIOD cycles. The reported latency is in units of 1/8 UI.
		The RXGBOX_FIFO_LATENCY read-only register is accessed via DRP. The address of this register is $0 \times 169$ for UltraScale FPGAs and $0 \times 269$ for UltraScale+ FPGAs.



## **Enabling the RX Asynchronous Gearbox**

To enable the RX asynchronous gearbox, RXGEARBOX\_EN must be set to TRUE.

GEARBOX\_MODE[4] must be set to 1 'b1 to select the asynchronous gearbox. Bit GEARBOX\_MODE[1] and GEARBOX\_MODE[3] are unused and must be set to 1 'b0. GEARBOX\_MODE[2] determines if the normal interface or CAUI interface is used. As the RX asynchronous gearbox only supports 64B/66B, GEARBOX\_MODE[0] must be set to 1 'b1.

## **Using the RX Asynchronous Gearbox**

As shown in Figure 4-62, the RX asynchronous gearbox uses output ports RXHEADERVALID[0], RXDATA[63:0], and RXHEADER[1:0], and uses the input port RXGEARBOXSLIP when in normal mode (GEARBOX\_MODE[2] = 1 'b0).

When using an 8-byte RXDATA interface (RX\_DATA\_WIDTH = 64), 2 bits of header and 64 bits of payload are output by the GTH transceiver every RXUSRCLK2 cycle. RXHEADERVALID[0] is High (1 'b1) every RXUSRCLK2 cycle as RXHEADER[1:0] is valid every RXUSRCLK2 cycle.

When using a 4-byte RXDATA interface (RX\_DATA\_WIDTH = 32), RXHEADER[1:0] is valid every other RXUSRCLK2 cycle, thus RXHEADERVALID[0] will toggle, and 32 bits of data is output on RXDATA[31:0] every RXUSRCLK2 cycle.

The RXGEARBOXSLIP input port is used in the block synchronization process. The block synchronization process to determine block boundaries is the same as documented in RX Synchronous Gearbox, page 293. Refer to RX Gearbox Block Synchronization, page 300 for block synchronization details.




Figure 4-62: RX Asynchronous Gearbox in Normal Mode (GEARBOX MODE[2] = 1'b0)



## **Reading Datapath Latency**

The datapath latency through the RX async gearbox FIFO is calculated statistically using RXLATCLK, which is asynchronous to RX\_XCLK. RX\_SAMPLE\_PERIOD determines the number of RXLATCLK cycles over which averaging takes place. The measured latency value in RXGBOX\_FIFO\_LATENCY is updated once per sampling period that is defined in RX\_SAMPLE\_PERIOD.

For the read side of the RX async gearbox FIFO, there is an additional offset that is determined by the gearbox slip count value for the data alignment. Thus, the RXGEARBOXSLIP must be performed to achieve sync status prior to reading out the latency value. The latency measurement is not supported in CAUI mode.

These settings are used to read the latency:

- Enable RX asynchronous gearbox under normal mode
- Set RX SAMPLE PERIOD
  - Higher averaging period gives more accurate latency value
- Achieve datapath sync status by RXGEARBOXSLIP
- Read RXGBOX\_FIFO\_LATENCY
  - The value is in units of 1/8 UI

#### **CAUI Interface**

The CAUI interface requires two data interfaces (datastream A and datastream B) connected to the transceiver. The CAUI interface mode is enabled by setting the GEARBOX\_MODE[2] to 1 'b1. When in CAUI interface mode and the RX asynchronous gearbox is selected, the only allowed settings for data width are TX\_INT\_DATAWIDTH = 1 (4-byte) and TX DATA WIDTH = 64 (8-byte).

As shown in Figure 4-63, the RX asynchronous gearbox uses RXHEADERVALID[1:0], RXDATA[63:0], and RXHEADER[4:0], and uses the input ports RXGEARBOXSLIP and RXSLIDE when in CAUI interface mode (GEARBOX\_MODE[2] = 1 'b1). Usage of the CAUI interface for each datastream is the same as described for normal mode when RX\_DATA\_WIDTH = 32 (4-byte). RXDATA[31:0], RXHEADER[1:0], and RXHEADERVALID[0] are dedicated for datastream A while RXDATA[63:32], RXHEADER[4:3], and RXHEADERVALID[1] are dedicated for datastream B. For datastream B, RXSLIDE serves the same purpose as RXGEARBOXSLIP does for datastream A.






Figure 4-63: RX Asynchronous Gearbox in CAUI Mode (GEARBOX\_MODE[2] = 1'b1)

Just as in normal mode, the block synchronization process to determine block boundaries is the same as documented in RX Synchronous Gearbox, page 293. Refer to RX Gearbox Block Synchronization, page 300 for block synchronization details.

## **RX** Interface

## **Functional Description**

The RX interface is the gateway to the RX datapath of the GTH transceiver. Applications receive data through the GTH transceiver by reading data from the RXDATA port on the positive edge of RXUSRCLK2. The width of the port can be configured to be two, four, or eight bytes wide. The actual width of the port depends on the RX\_DATA\_WIDTH and RX\_INT\_DATAWIDTH attributes and RX8B10BEN port setting. Port widths can be 16, 20, 32, 40, 64, and 80 bits. The rate of the parallel clock (RXUSRCLK2) at the interface is determined by the RX line rate, the width of the RXDATA port, and whether or not 8B/10B decoding is enabled. In some operating modes, a second parallel clock (RXUSRCLK) must be provided for the internal PCS logic in the transmitter. This section shows how to drive the parallel clocks and explains the constraints on those clocks for correct operation. The highest



transmitter data rates require an 8-byte interface to achieve a RXUSRCLK2 rate in the specified operating range.

#### **Interface Width Configuration**

The GTH transceiver contains 2-byte and 4-byte internal datapaths and is configurable by setting the RX\_INT\_DATAWIDTH attribute. The interface width is configurable by setting the RX\_DATA\_WIDTH attribute. When the 8B/10B decoder is enabled, RX\_DATA\_WIDTH must be configured to 20 bits, 40 bits, or 80 bits, and in this case, the RX interface only uses the RXDATA ports. For example, RXDATA[15:0] is used when the interface width is 16. When the 8B/10B decoder is bypassed, RX\_DATA\_WIDTH can be configured to any of the available widths: 16, 20, 32, 40, 64, or 80 bits.

Table 4-46 shows how the interface width for the RX datapath is selected. 8B/10B decoding is described in more detail in RX 8B/10B Decoder, page 248.

**Table 4-46: RX Interface Datapath Configuration** 

RX8B10BEN	RX_DATA_WIDTH	RX_INT_DATAWIDTH	Interface Width	Internal Data Width		
	20	0	16	20		
1	40	0	32	20		
1	40	1	32	40		
	80	1	64	40		
	16	0	16	16		
	20	0	20	20		
	32	0	32	16		
0	32	1	32	32		
O	40	0	40	20		
	40	1	40	40		
	64	1	64	32		
	80	1	80	40		

When the 8B/10B decoder is bypassed and RX\_DATA\_WIDTH is 20, 40, or 80, the RXCTRL0 and RXCTRL1 ports are used to extend the RXDATA port from 16 to 20 bits, 32 to 40 bits, or 64 to 80 bits. Table 4-47 shows the data received when the 8B/10B decoder is disabled. When the RX gearbox is used, refer to RX Synchronous Gearbox, page 293 for data transmission order.



Table 4-47: RX Data Received When the 8B/10B Decoder is Bypassed

			< < < Data Reception is Right to Left (LSB to MSB) < < <																																				
	39	38	37	36	35	34	33	32	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14 1	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Data Received	RXCTRL1[3]	RXCTRL0[3]				RXDATA[31:24]	[12:10]			RXCTRI 1[2]	RXCTRL0[2]					KXDA1A[23:16]				RXCTRL1[1]	RXCTRL0[1]				RXDATA[15:8]	,				RXCTRL1[0]	RXCTRL0[0]				[0.7] ATA [7.0]	[0.7]A[A[7.0]			
	< < < Data Reception is Right to Left (LSB to MSB) < < <																																						
	79	78	77	76	75	74	73	72	71 70	69	68	67	66	65	64	63	62	61	60	59	58	57	56	55 !	54 5	53	52	51	50	49	48	47	46	45	44	43	42	41	40
Data Received	RXCTRL1[7]	RXCTRL0[7]				RXDATA[63:56]	[00:00]		·	RXCTRI 1161	RXCTRL0[6]				- L	KXDA1A[55:48]				RXCTRL1[5]	RXCTRL0[5]	·		•	RXDATA[47:40]	,				RXCTRL1[4]	RXCTRL0[4]				DVDATA[20:22]	NADA [ A[ 39.32 ]			

#### RXUSRCLK and RXUSRCLK2 Generation

The RX interface includes two parallel clocks: RXUSRCLK and RXUSRCLK2. RXUSRCLK is the internal clock for the PCS logic in the GTH transmitter. The required rate for RXUSRCLK depends on the internal datapath width of the GTHE3/4\_CHANNEL primitive and the RX line rate of the GTH transmitter. Equation 4-2 shows how to calculate the required rate for RXUSRCLK for all cases except when the RX asynchronous gearbox is used.

$$RXUSRCLK\ Rate = \frac{Line\ Rate}{Internal\ Datapath\ Width}$$
 Equation 4-2

Equation 4-3 shows how to calculate the required rate for RXUSRCLK when the asynchronous gearbox is used.

$$RXUSRCLK Rate = \frac{Line Rate}{33}$$
 Equation 4-3

RXUSRCLK2 is the main synchronization clock for all signals into the RX side of the GTH transceiver. Most signals into the RX side of the GTH transceiver are sampled on the positive edge of RXUSRCLK2. RXUSRCLK2 and RXUSRCLK have a fixed-rate relationship based on the RX\_DATA\_WIDTH and RX\_INT\_DATAWIDTH settings. Table 4-48 shows the relationship between RXUSRCLK2 and RXUSRCLK per RX\_DATA\_WIDTH and RX\_INT\_DATAWIDTH values. Above a given line rate, use of the 4-byte internal datapath is required. For details per speed grade, refer to the appropriate data sheet [Ref 6].

Table 4-48: RXUSRCLK2 Frequency Relationship to RXUSRCLK

Interface Width	RX_DATA_WIDTH	RX_INT_DATAWIDTH	RXUSRCLK2 Frequency
2-Byte	16, 20	0	$F_{RXUSRCLK2} = F_{RXUSRCLK}$
4-Byte	32, 40	0	$F_{RXUSRCLK2} = F_{RXUSRCLK} / 2$



Table 4-48: RXUSRCLK2 Frequency Relationship to RXUSRCLK (Cont'd)

Interface Width	RX_DATA_WIDTH	RX_INT_DATAWIDTH	RXUSRCLK2 Frequency
4-Byte	32, 40	1	F <sub>RXUSRCLK2</sub> = F <sub>RXUSRCLK</sub>
8-Byte	64, 80	1	F <sub>RXUSRCLK2</sub> = F <sub>RXUSRCLK</sub> / 2

These rules about the relationships between clocks must be observed for RXUSRCLK and RXUSRCLK2:

- RXUSRCLK and RXUSRCLK2 must be positive-edge aligned, with as little skew as possible between them.
- If the channel is configured so the same oscillator drives the reference clock for the transmitter and the receiver, TXOUTCLK can be used to drive RXUSRCLK and RXUSRCLK2 in the same way that they are used to drive TXUSRCLK and TXUSRCLK2. When clock correction is turned off or the RX buffer is bypassed, RX phase alignment must be used to align the serial clock and the parallel clocks.
- If separate oscillators are driving the reference clocks for the transmitter and receiver on the channel, and clock correction is not used, RXUSRCLK and RXUSRCLK2 must be driven by RXOUTCLK (RXOUTCLKSEL = 3 'b010 for RXOUTCLKPMA), and the phase-alignment circuit must be used.
- If clock correction is used, RXUSRCLK and RXUSRCLK2 can be sourced by RXOUTCLK or TXOUTCLK.

#### **Ports and Attributes**

Table 4-49 defines the RX interface ports.

**Table 4-49: RX Interface Ports** 

Port	Dir	Clock Domain	Description
RXCTRL1[15:0]	Out	RXUSRCLK2	When 8B/10B decoding is disabled, RXCTRL1 is used to extend the data bus for 20-bit, 40-bit and 80-bit RX interfaces.
RXCTRL0[15:0]	Out	RXUSRCLK2	When 8B/10B decoding is disabled, RXCTRL0 is used to extend the data bus for 20-bit, 40-bit and 80-bit RX interfaces.



Table 4-49: RX Interface Ports (Cont'd)

Port	Dir	Clock Domain	Description
RXDATA[127:0]	Out	RXUSRCLK2	The bus for receiving data. The width of this port depends on RX_DATA_WIDTH:
			RX_DATA_WIDTH = 16, 20:
			RXDATA[15:0] = 16 bits wide
			$RX_DATA_WIDTH = 32, 40$ :
			RXDATA[31:0] = 32 bits wide
			RX_DATA_WIDTH = 64, 80:
			RXDATA[63:0] = 64 bits wide
			When a 20-bit, 40-bit, or 80-bit bus is required, the RXCTRL0 and RXCTRL1 ports from the 8B/10B encoder are concatenated with the RXDATA port. Bits [127:64] are unused. See Table 4-47, page 314.
RXUSRCLK	In	Clock	This port is used to provide a clock for the internal RX PCS datapath.
RXUSRCLK2	In	Clock	This port is used to synchronize the interconnect logic with the RX interface. This clock must be positive-edge aligned to RXUSRCLK when RXUSRCLK is provided by the user.
RXDATAEXTENDRSVD	Out	RXUSRCLK2	Reserved.

Table 4-50 defines the RX interface attributes.

**Table 4-50: RX Interface Attributes** 

Attribute	Туре	Description
RX_DATA_WIDTH	Integer	Sets the bit width of the RXDATA port. When 8B/10B encoding is enabled, RX_DATA_WIDTH must be set to 20, 40, or 80. Valid settings are 16, 20, 32, 40, 64, and 80.
		See Interface Width Configuration, page 313 for more details.
RX_INT_DATAWIDTH	Integer	Controls the width of the internal datapath.
		0: 2-byte internal datapath
		1: 4-byte internal datapath.
		Above a given line rate, use of the 4-byte internal datapath is required. For details per speed grade, refer to the appropriate data sheet [Ref 6].
RX_FABINT_USRCLK_FLOP	1-bit Binary	Determines if port signals are registered once in RXUSRCLK domain before RXUSRCLK2 domain. This attribute only applies if the RX internal datapath width is the same as the RX interface width, otherwise this attribute is ignored. Use the recommended value from the Wizard.
		0: Bypass RXUSRCLK flip-flops
		1: Enable RXUSRCLK flip-flops



# Board Design Guidelines

## **Overview**

Topics related to implementing a design on a printed circuit board that uses the GTH transceivers are presented in this chapter. The GTH transceivers are analog circuits that require special consideration and attention when designing and implementing them on a printed circuit board. Besides an understanding of the functionality of the device pins, a design that performs optimally requires attention to issues such as device interfacing, transmission line impedance and routing, power supply design filtering and distribution, component selection, and PCB layout and stackup design.

## Pin Description and Design Guidelines

## **GTH Transceiver Pin Descriptions**

Table 5-1 defines the GTH transceiver Quad pins.

**Table 5-1: GTH Transceiver Quad Pin Descriptions** 

Pins	Dir	Description
MGTREFCLK0P	In/Out	Configured as either reference clock input pins or as RX recovered
MGTREFCLK0N	(Pad)	clock output pins for the Quad.
MGTREFCLK1P	In/Out	Configured as either reference clock input pins or as RX recovered
MGTREFCLK1N	(Pad)	clock output pins for the Quad.
MGTHRXP[3:0]/MGTHRXN[3:0]	In (Pad)	RXP and RXN are the differential input pairs for each of the receivers in the GTH transceiver Quad.
MGTHTXP[3:0]/MGTHTXN[3:0]	Out (Pad)	TXP and TXN are the differential output pairs for each of the transmitters in the GTH transceiver Quad.
MGTAVTTRCAL	In (Pad)	Bias current supply for the termination resistor calibration circuit. See Termination Resistor Calibration Circuit.
MGTRREF	In (Pad)	Calibration resistor input pin for the termination resistor calibration circuit. See Termination Resistor Calibration Circuit.



Table 5-1: GTH Transceiver Quad Pin Descriptions (Cont'd)

Pins	Dir	Description
MGTAVCC	In (Pad)	MGTAVCC is the analog supply for the internal analog circuits of the GTH transceiver Quad tile. This includes the analog circuits for the PLLs, transmitters, and receivers. Most packages have multiple groups of power supply connections in the package for MGTAVCC. Refer to the package pin definitions to identify in which power supply group a specific GTH transceiver Quad is located. For UltraScale FPGAs, the nominal voltage is 1.0 V <sub>DC</sub> . For UltraScale+ FPGAs, the nominal voltage is 0.9 V <sub>DC</sub> .
MGTAVTT	In (Pad)	MGTAVTT is the analog supply for the Transmitter and Receiver termination circuits of the GTH transceiver Quad tile. Most packages have multiple groups of power supply connections in the package for MGTAVTT. Refer to the package pin definitions to identify in which power supply group a specific GTH transceiver Quad is located. The nominal voltage is 1.2 $\rm V_{DC}$ .
MGTVCCAUX	In (Pad)	MGTVCCAUX is the auxiliary analog QPLL voltage supply for the transceivers. Most packages have multiple groups of power supply connections in the package for MGTVCCAUX. Refer to the package pin definitions to identify in which power supply group a specific GTH transceiver Quad is located. The nominal voltage is 1.8 V <sub>DC</sub> .

Figure 5-1 shows the external power supply connections with the GTH transceivers.




Figure 5-1: GTH Transceivers External Power Supply Connections



Note relevant to Figure 5-1:

1. The voltage values are nominal. See the device data sheets [Ref 6] for values and tolerances.

#### **Termination Resistor Calibration Circuit**

There is one resistor calibration circuit (RCAL) shared between all GTH transceiver Quad primitives in a GTH transceiver Quad column. The MGTAVTTRCAL and MGTRREF pins connect the bias circuit power and the external calibration resistor to the RCAL circuit. The RCAL circuit performs the resistor calibration only during configuration of the UltraScale device. Prior to configuration, all analog supply voltages must be present and within the proper tolerance as specified in the device data sheets [Ref 6]. If an entire power supply group (PSG) is not used by any Quads, MGTAVTTRCAL and MGTRREF should be tied to ground. See Analog Power Supply Pins for more details regarding RCAL biasing recommendations when there are unused Quads.

The RCAL circuit is associated with the GTH transceiver Quad that is the RCAL master. The RCAL master performs the termination resistor calibration during configuration of the UltraScale device and then distributes the calibrated values to all of the GTH transceiver Quads in the column. The RCAL circuit is driven by the internally generated configuration system clock, CFGMCLK. The Quad in which the RCAL circuit is located must be powered on. For Stacked Silicon Interconnect (SSI) technology devices, each slice to be used (that contains multiple Quads) must be powered on.

Connect the MGTAVTTRCAL pin to the MGTAVTT supply and to a pin on the  $100\Omega$  precision external resistor. The other pin of the resistor is connected to the MGTRREF pin. The resistor calibration circuit provides a controlled current load to the resistor connected to the MGTRREF pin. It then senses the voltage drop across the external calibration resistor and uses that value to adjust the internal resistor calibration setting. The quality of the resistor calibration is dependent on the accuracy of the voltage measurement at the MGTAVTTRCAL and MGTRREF pins. To eliminate errors due to the voltage drop across the traces that lead from the resistor and to the UltraScale device pins, the trace from the MGTAVTTRCAL pin to the resistor should have the same length and geometry as the trace that connects the other pin of the resistor to the MGTRREF pin. Also, limit the DC resistance of each trace to less than  $0.5\Omega$ . (See the suggested layout in Figure 5-2.)






Figure 5-2: PCB Layout for the RCAL Resistor

## **Analog Power Supply Pins**

The GTH transceiver Quad analog power supplies (MGTAVCC, MGTAVTT, and MGTVCCAUX) have planes inside the package. For some of the packages, there are multiple planes for each analog power supply. If there is more than one power supply group (PSG) in the package, the power supply pin names have a suffix (such as \_LN, \_RN, \_LS, or RS) that identifies which pins are associated with which PSG. If all of the Quads in a PSG are not used, the associated power pins can be left unconnected or tied to GND. Rules for powering PSGs are as follows:

- Within a PSG, if no Quads are used, the PSG can be unpowered.
- If any Quads in a PSG are used, the PSG must be powered.
- PSGs on each side (left or right) of the package are fully independent. Powering or not powering PSGs on one side of the package does not affect the PSGs on the other side of the package.
- If a PSG does not have an RCAL master and it is powered, all the PSGs on that side (left of right) of the package must be powered.
- If a PSG with an RCAL master is unpowered, any PSGs without an RCAL master on that side of the package must also be unpowered.
- A PSG that does not have an RCAL master can be unpowered without affecting other PSGs.

For each GTH transceiver analog PSG there are three power supplies (MGTAVCC, MGTAVTT, and MGTVCCAUX). For example, if there are two PSGs in a package, then there are a total of six power supply planes in the package for these groups, with three planes in the package for each PSG. Table 5-2 shows the PSGs for Kintex UltraScale FPGAs.



**Table 5-2:** Kintex UltraScale FPGA Transceiver Power Supply Groups and RCAL Master by Package

Device	Package							G	ТН	Tra	nsc	eive	er							GTY Transceiver										
Device	rackage	126	127	128	129	130	131	132	133	224	225	226	227	228	229	230	231	232	233	124	125	126	127	128	129	130	131			
XCKU025	FFVA1156									R	R RCL	R																		
	FBVA676									-	– RCL	-	-																	
XCKU035	FBVA900									-	– RCL	-	-																	
ACKOUSS	FFVA1156									R	R RCL	R	R																	
	SFVA784									-	– RCL																			
	FBVA676									-	– RCL	-	-																	
VCV.10.40	FBVA900									-	_ RCL	-	-																	
XCKU040	FFVA1156									R	R RCL	R	R	R																
	SFVA784									-	– RCL																			
	FFVA1156		L	L RCL						R	R	R RCL	R	R																
XCKU060	FFVA1517	L	L	L RCL						RS	RS	RS RCL	RS	RS																
	FLVA1517	L	L	L RCL						RS	RS	RS RCL	RS	RS	RN	RN	RN RCL	RN												
XCKU085	FLVB1760			L RCL			L	L		RS	RS	RS RCL	RS	RS		RN	RN RCL	RN												
	FLVF1924	LS	LS	LS RCL			LN	LN		RS	RS	RS RCL	RS	RS	RN	RN	RN RCL	RN												
	FFVA1156									R	R RCL	R	R	R											L RCL	L				
	FFVB1760									RS	RS RCL	RS	RS	RS	RN	RN	RN							L	L RCL	L	L			
XCKU095	FFVB2104									RS	RS RCL	RS	RS	RS	RN	RN	RN			LS	LS	LS	LS	LN	LN RCL	LN	LN			
	FFVC1517									R	R RCL	R	R	R							L	L	L	L	L RCL					
	FLVA1517	L	L	L RCL						RS	RS	RS RCL	RS	RS	RN	RN	RN RCL	RN												
	FLVA2104	LS	LS	LS RCL			LN	LN	LN RCL	RS	RS	RS RCL	RS				RN RCL	RN	RN											
	FLVB1760			L RCL			L	L	L RCL	RS	RS	RS RCL	RS	RS		RN	RN RCL	RN	RN											
XCKU115	FLVB2104	LS	LS	LS RCL			LN	LN	LN RCL	RS	RS	RS RCL	RS	RS	RN	RN	RN RCL	RN	RN											
	FLVD1517	LS	LS	LS RCL			LN	LN	LN RCL	RS	RS	RS RCL	RS	RS	RN	RN	RN RCL	RN	RN											
	FLVD1924	LS	LS	LS RCL			LN	LN	LN RCL	RS	RS	RS RCL	RS				RN RCL	RN	RN											
	FLVF1924	LS	LS	LS RCL			LN	LN	LN RCL	RS	RS	RS RCL	RS	RS	RN	RN	RN RCL	RN	RN											

#### Notes:



Table 5-3 shows the power supply groups for the Virtex UltraScale FPGAs.

Table 5-3: Virtex UltraScale FPGA Transceiver Power Supply Groups and RCAL Master by Package

Device	Package		GTH Transceiver												GTY Transceiver																
Device	rackage	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133
XCVU065	FFVC1517						R	R	R RCL	R	R											L	L RCL	L	L	L					
	FFVC1517						R	R RCL	R	R	R												L	L	L	L	L RCL				
	FFVD1517						RS	RS RCL	RS	RS	RS	RN	RN	RN								LS	LS	LS	LS	LN	LN RCL	LN	LN		
XCVU080	FFVB1760						RS	RS RCL	RS	RS	RS	RN	RN	RN												L	L RCL	L	L		
	FFVA2104						RS	RS RCL	RS	RS	RN	RN	RN										LS	LS	LS	LN	LN RCL	LN			
	FFVB2104						RS	RS RCL	RS	RS	RS	RN	RN	RN								LS	LS	LS	LS	LN	LN RCL	LN	LN		
	FFVC1517						R	R RCL	R	R	R												L	L	L	L	L RCL				
	FFVD1517						RS	RS RCL	RS	RS	RS	RN	RN	RN								LS	LS	LS	LS	LN	LN RCL	LN	LN		
VCVIIIOOF	FFVB1760						RS	RS RCL	RS	RS	RS	RN	RN	RN												L	L RCL	L	L		
XCVU095	FFVA2104						RS	RS RCL	RS	RS	RN	RN	RN										LS	LS	LS	LN	LN RCL	LN			
	FFVB2104						RS	RS RCL	RS	RS	RS	RN	RN	RN								LS	LS	LS	LS	LN	LN RCL	LN	LN		
	FFVC2104						RC	RC RCL	RC	RC	RC	RN	RN	RN								LC	LC	LC	LC	LC	LN RCL	LN	LN		
	FLVD1517						RS	RS	RS RCL	RS	RS	RN	RN	RN RCL	RN	RN						LS	LS RCL	LS	LS		LN	LN RCL	LN	LN	
	FLVB1760						RS	RS	RS RCL	RS	RS		RN	RN RCL	RN	RN											L	L RCL	L	L	
XCVU125	FLVA2104						RS	RS	RS RCL	RS				RN RCL	RN	RN							LS RCL	LS	LS			LN RCL	LN	LN	
	FLVB2104						RS	RS	RS RCL	RS	RS	RN	RN	RN RCL	RN	RN							LS RCL	LS	LS	LS	LN	LN RCL	LN	LN	LN
	FLVC2104						RC	RC	RC RCL	RC	RC	RN	RN	RN RCL	RN	RN						LC	LC RCL	LC	LC	LC	LN	LN RCL	LN	LN	LN
VC) (1.11.CO	FLGB2104						RS	RS	RS RCL	RS	RS	RN	RN	RN RCL	RN	RN							LS RCL	LS	LS	LS	LN	LN RCL	LN	LN	LN
XCVU160	FLGC2104		RS	RS RCL	RS		RC	RC	RC RCL	RC	RC	RN	RN	RN RCL	RN	RN		LS RCL	LS	LS		LC	LC RCL	LC	LC	LC	LN	LN RCL		LN	LN
	FLGB2104						RS	RS	RS RCL	RS	RS	RN	RN	RN RCL	RN	RN							LS RCL	LS	LS	LS	LN	LN RCL	LN	LN	LN
XCVU190	FLGC2104		RS	RS RCL	RS		RC	RC	RC RCL	RC	RC	RN	RN	RN RCL	RN	RN		LS RCL	LS	LS		LC	LC RCL	LC	LC	LC	LN	LN RCL	LN	LN	LN
	FLGA2577	RS	RS	RS RCL	RS	RLC	RLC	RLC	RLC RCL	RUC	RUC	RUC	RUC	RN RCL	RN	RN	LS	LS RCL	LS	LS	LLC	LLC	LLC RCL	LLC	LUC	LUC	LUC	LUC RCL	LN	LN	LN
V6\U	FLGB2377			RS RCL	RS	RS	RC	RC	RC RCL					RN RCL	RN	RN															
XCVU440	FLGA2892	RS	RS	RS RCL	RS		RC	RC	RC RCL	RC		RN	RN	RN RCL	RN																

#### Notes:





Table 5-4 shows the power supply groups for the Kintex UltraScale+ FPGAs.

Table 5-4: Kintex UltraScale+ FPGA Transceiver Power Supply Groups and RCAL Master by Package

Device	Package		GTH Transceiver														GTY Transceiver												
Device	rackage	127	128	129	130	224	225	226	227	228	229	230	231	232	233	234	127	128	129	130	131	132	133	134	224	225	226	227	
	FFVA676																								R RCL	R	R	R	
XCKU3P	FFVB676																								R RCL	R	R	R	
XCKU3P	SFVB784																								R RCL	R	R	R	
	FFVD900																								R RCL	R	R	R	
	FFVA676																								R RCL	R	R	R	
XCKU5P	FFVB676																								R RCL	R	R	R	
XCKUSP	SFVB784																								R RCL	R	R	R	
	FFVD900																								R RCL	R	R	R	
XCKU9P	FFVE900	L	L RCL	L	L					R RCL	R	R																	
	FFVD900					R	R	R RCL	R																				
XCKU11P	FFVA1156					R	R	R RCL	R	R									L RCL	L									
	FFVE1517					RS	RS	RS RCL	RS	RN	RN	RN	RN				L	L	L RCL	L	L								
XCKU13P	FFVE900	L	L RCL	L	L					R RCL	R	R																	
	FFVA1156					R	R	R RCL	R	R									L RCL	L									
VCW 11 ED	FFVE1517					RS	RS	RS RCL	RS	RN	RN	RN	RN				L	L	L RCL	L	L	L							
XCKU15P	FFVA1760					RS	RS	RS RCL	RS	RS	RS	RN	RN	RN	RN	RN	LS	LS	LS RCL	LS	LN	LN	LN	LN					
	FFVE1760					RS	RS	RS RCL	RS	RN	RN	RN	RN				L	L	L RCL	L	L	L							

#### Notes:



Table 5-5 shows the power supply groups for the Zynq UltraScale+ MPSoCs.

Table 5-5: Zynq UltraScale+ MPSoC Transceiver Power Supply Groups and RCAL Master by Package

Device	Package	GTH Transceiver														GTY Transceiver							
Device	Tackage	128	129	130	223	224	225	226	227	228	229	230	231	232	233	234	128	129	130	131	132	133	134
XCZU4CG	SFVC784					R RCL																	
XCZU4EG XCZU4EV	FBVB900				R	R RCL	R	R															
XCZU5CG	SFVC784					R RCL																	
XCZU5EG XCZU5EV	FBVB900				R	R RCL	R	R															
XCZU6CG	FFVC900	L RCL								R RCL	R	R											
XCZU6EG	FFVB1156	L RCL	L	L						R RCL	R	R											
XCZU7CG	FBVB900					R RCL	R	R	R														
XCZU7EG XCZU7EV	FFVC1156				R	R RCL	R	R	R														
XCZO7LV	FFVF1517				RS	RS RCL	RS	RS	RN	RN													
XCZU9CG	FFVC900	L RCL								R RCL	R	R											
XCZU9EG	FFVB1156	L RCL	L	L						R RCL	R	R											
	FFVC1156					R	R	R RCL	R	R													
VC7U11FC	FFVB1517					R	R	R RCL	R														
XCZU11EG	FFVF1517					RS	RS	RS RCL	RS	RN	RN	RN	RN										
	FFVC1760					RS	RS	RS RCL	RS	RN	RN	RN	RN				L	L RCL	L	L			
XCZU15EG	FFVC900	L RCL								R RCL	R	R											
XC2013EG	FFVB1156	L RCL	L	L						R RCL	R	R											
	FFVB1517					R	R	R RCL	R														
XCZU17EG	FFVC1760					RS	RS	RS RCL	RS	RN	RN	RN	RN				L	L RCL	L	L			
XCZU1/EG	FFVD1760					RS	RS	RS RCL	RS	RS	RS	RN	RN	RN	RN	RN	L	L RCL	L	L	L	L	L
	FFVE1924					RS	RS	RS RCL	RS	RS	RS	RN	RN	RN	RN	RN							
	FFVB1517					R	R	R RCL	R														
VC7U105C	FFVC1760					RS	RS	RS RCL	RS	RN	RN	RN	RN				L	L RCL	L	L			
XCZU19EG	FFVD1760					RS	RS	RS RCL	RS	RS	RS	RN	RN	RN	RN	RN	L	L RCL	L	L	L	L	L
	FFVE1924					RS	RS	RS RCL	RS	RS	RS	RN	RN	RN	RN	RN							

#### Notes:



## **Reference Clock**

#### **Overview**

This section focuses on the selection of the reference clock source or oscillator. An oscillator is characterized by:

- Frequency range
- Output voltage swing
- Jitter (deterministic, random, peak-to-peak)
- Rise and fall times
- Supply voltage and current
- Noise specification
- Duty cycle and duty-cycle tolerance
- Frequency stability

These characteristics are selection criteria when choosing an oscillator for a GTH transceiver design. Figure 5-3 illustrates the convention for the single-ended clock input voltage swing, peak-to-peak as used in the GTH transceiver portion of the device data sheets [Ref 6]. This figure is provided to show the contrast to the differential clock input voltage swing calculation shown in Figure 5-4.




Figure 5-3: Single-Ended Clock Input Voltage Swing, Peak-to-Peak

Figure 5-4 illustrates the differential clock input voltage swing, peak-to-peak, which is defined as MGTREFCLKP – MGTREFCLKN.




Figure 5-4: Differential Clock Input Voltage Swing, Peak-to-Peak



Figure 5-5 shows the rise and fall time convention of the reference clock.




Figure 5-5: Rise and Fall Times

Figure 5-6 illustrates the internal details of the IBUFDS. The dedicated differential reference clock input pair MGTREFCLKP/MGTREFCLKN is internally terminated with  $100\Omega$  differential impedance. The common mode voltage of this differential reference clock input pair is 4/5 of MGTAVCC, or nominal 0.8V for UltraScale FPGAs. The common mode voltage for UltraScale+ FPGAs is MGTAVCC, or nominal of 0.9V. See the device data sheets [Ref 6] for exact specifications.




Figure 5-6: MGTREFCLK Input Buffer Details

Note relevant to Figure 5-6:

1. The resistor values are nominal. See the device data sheets [Ref 6] for exact specifications.



## **GTH Transceiver Reference Clock Checklist**

This criteria must be met when choosing an oscillator for a design with GTH transceivers:

- Provide AC coupling between the oscillator output pins and the dedicated GTH transceiver Quad clock input pins.
- Ensure that the differential voltage swing of the reference clock is the range as specified in the device data sheets [Ref 6].
- Meet or exceed the reference clock characteristics as specified in the device data sheets [Ref 6].
- Meet or exceed the reference clock characteristics as specified in the standard for which the GTH transceiver provides physical layer support.
- Fulfill the oscillator vendor's requirement regarding power supply, board layout, and noise specification.
- Provide a dedicated point-to-point connection between the oscillator and GTH transceiver Quad clock input pins.
- Keep impedance discontinuities on the differential transmission lines to a minimum (impedance discontinuities generate jitter).

## **Reference Clock Interface**

#### **LVDS**

Figure 5-7 shows how an LVDS oscillator is connected to a reference clock input of a GTH transceiver.




Figure 5-7: Interfacing an LVDS Oscillator to the GTH Transceiver Reference Clock Input



#### **LVPECL**

Figure 5-8 shows how an LVPECL oscillator is connected to a reference clock input of a GTH transceiver.




Figure 5-8: Interfacing an LVPECL Oscillator to the GTH Transceiver Reference Clock Input Note relevant to Figure 5-8:

- 1. The resistor values are nominal. Refer to the oscillator data sheet for actual bias resistor requirement.
- 2. Before completion of device configuration, the termination resistor is not calibrated and the voltage level input to the clock input buffer should not exceed the absolute maximum rating as described in the device data sheets [Ref 6].

## **AC Coupled Reference Clock**

AC coupling of the oscillator reference clock output to the GTH transceiver Quad reference clock inputs serves multiple purposes:

- Blocking a DC current between the oscillator and the GTH transceiver Quad dedicated clock input pins (which reduces the power consumption of both parts as well)
- Common mode voltage independence
- The AC coupling capacitor forms a high-pass filter with the on-chip termination that attenuates a wander of the reference clock

To minimize noise and power consumption, external AC coupling capacitors between the sourcing oscillator and the GTH transceiver Quad dedicated reference clock input pins are required.



#### **Unused Reference Clocks**

If the reference clock input is not used, leave the reference clock input pins unconnected (both MGTREFCLKP and MGTREFCLKN).

## **Reference Clock Output Buffer**

The reference clock pins can be configured to be output pins that drive an RX recovered clock from one of the transceivers in the Quad. Operation and configuration of this buffer is discussed in Chapter 2, Shared Features. This output is designed to supply a signal through the DC blocking capacitors on the PCB (Figure 5-9). The signal levels are comparable to those of LVDS after the DC blocking capacitors. See the device data sheets [Ref 6] for output levels.




Figure 5-9: UltraScale Architecture GTH Transceiver Reference Clock Output Connection

#### **Reference Clock Power**

The GTH transceiver reference clock input circuit is powered by MGTAVCC. Excessive noise on this supply has a negative impact on the performance of any GTH transceiver Quad that uses the reference clock from this circuit.



# **Power Supply and Filtering**

#### **Overview**

The GTH transceiver Quad requires three analog power supplies:

- MGTAVCC at a nominal voltage level of 1.0  $\rm V_{DC}$  for UltraScale FPGAs and 0.9  $\rm V_{DC}$  for UltraScale+ FPGAs
- MGTVCCAUX at a nominal voltage level of 1.8 V<sub>DC</sub>
- MGTAVTT at a nominal voltage level of 1.2 V<sub>DC</sub>.

The pins for each of these analog power supplies are tied to a plane in the package. In some packages, there are two planes (a north plane and a south plane) for each of the analog power supplies. See Overview, page 317 for a discussion of the internal power planes in the GTH transceiver packages.

Noise on the GTH transceiver analog power supplies can cause degradation in the performance of the transceivers. The most likely form of degradation is an increase in jitter at the output of the GTH transmitter and reduced jitter tolerance in the receiver. Sources of power supply noise are:

- Power supply regulator noise
- Power distribution network
- Coupling from other circuits

Each of these noise sources must be considered in the design and implementation of the GTH transceiver analog power supplies. The total peak-to-peak noise as measured at the input pin of the UltraScale device should not exceed 10 mVpk-pk.

#### Power Up/Down and Reset on Multiple Lanes

The operating state of the GTH transceiver can be controlled through the assertion and deassertion of the power down and reset controls (see Reset and Initialization, page 58 and Power Down, page 82).

When the GTH transceiver's operating state is changed by either changing the power down state or the reset state, the load current as seen by the onboard power distribution network (PDN) and the power supply regulator is also changed. When the load current changes, the power supply regulator must sense the change in the load current and compensate for this change to maintain the design supply voltage. The effect of a delay in the change of the load current can result in a temporary spike or dip in the power supply voltage. When the operating state of the GTH transceiver goes from power down to power up, the load current transient is positive and the voltage from the regulator might dip while the regulator circuit



adapts to the new load conditions. Conversely, when the operating state of the GTH transceiver goes from power up to power down, the load current transient is negative and the voltage from the regulator might spike while the regulator circuit adapts to the new load current conditions.

The magnitude and duration of the voltage transient from the power supply regulator depend upon the design of the power supply regulator circuit. In some cases, the voltage might oscillate as the voltage regulator circuit converges to the design voltage setting.

In all of these cases, the important consideration is that the voltage at the input pin of the device must remain within the operating limits as specified in the device data sheets [Ref 6]. Use the Xilinx Power Estimator (XPE) tool to calculate the amount of power required for the transceivers in your application.

## **Transceiver Startup Current**

The process of initializing and activating the circuits in the transceivers begins at the ending portion of the FPGA configuration. During this time, the circuits in the transceiver are powered up and the configuration settings from the bit file are applied to the transceiver. Also, control of the transceiver ports from the FPGA logic is activated. All of these actions occur over a period of time that begins with the last few FPGA programming clocks and finishes when the FPGA fabric is fully activated. The process of configuring the FPGA is explained in detail in the UltraScale Architecture Configuration User Guide (UG570) [Ref 1].

For the GTH transceiver in UltraScale devices (not UltraScale+ devices) under certain conditions, there can be significant current loading on the power supplies MGTAVCC, MGTAVTT, and MGTVCCAUX in the period of time just prior to the end of configuration when the DONE pin signal is asserted. The occurrence of these current spikes depends on

the timing of the programming clock and the FPGA programming bus width. Given the
FPGA programming bus width, if the time to execute the number of configuration clock
cycles in Table 5-6 is greater than 64 µs, significant current loading spikes can occur in the
time period just prior to the assertion of the DONE pin signal. After the assertion of DONE,
the power consumption of the transceiver is in compliance with the power consumption
reported by XPE and by Report Power in the Vivado® tools.
Table 5.6: Number of Programming Clock Cycles Refere End of Configuration

**FPGA Configuration Bus Width Configuration Clock Cycles** X1 1250 X2 625 X4 320 X8 160 X16 120 X32 120

Table 5-6: Number of Programming Clock Cycles Before End of Configuration



The FPGA programming clock is not required to be symmetrically periodic. So, the 64  $\mu$ s criteria is dependent on the time required to execute the number of clock cycles even if they have a large variation in period.

If the time to execute the number of clock cycles in Table 5-6 is greater than 64  $\mu$ s, the startup timing of the transceiver can be adjusted by modifying POR\_RAMP\_TIME, which is the lower four bits of the POR\_CFG attribute. Table 5-7 gives the approximate delay for each setting of POR\_RAMP\_TIME. Increasing POR\_RAMP\_TIME increases the time allowed to execute the number of clock cycles in Table 5-6.

POR\_CFG is an attribute of the GTHE3\_COMMON primitive. Therefore, to adjust POR\_RAMP\_TIME, the GTH3\_COMMON primitive must be instantiated in the design.

Table 5-7: The POR\_CFG Attribute Settings and Associated POR Delay

POR_CFG Setting	POR Delay (μs)
0x1	8
0x2	16
0x3	32
0x4 <sup>(1)</sup>	64
0x5	128
0x6	256
0x7	512
0x8	1000
0x9	2000
0xA	4000
0xB	8000
0xC	16000
0xD	20000
0xE	24000
0xF	32000

#### Notes:

1. This is the default setting for POR\_RAMP\_TIME in the POR\_CFG attribute.

## **Power Supply Regulators**

Normally, the GTH transceiver analog voltage supplies have local power supply regulators that provide a final stage of voltage regulation. Preferably these regulators are placed as close as is feasible to the GTH transceiver power supply pins. Minimizing the distance between the analog voltage regulators and the GTH transceiver power supply pins reduces the opportunity for noise coupling into the supply after the regulator and for noise generated by current transients caused by load dynamics.



#### **Linear versus Switching Regulators**

The type of power supply regulator can have a significant impact on the complexity, cost, and performance of the power supply circuit. A power supply regulator must provide adequate power to the GTH transceiver with a minimum amount of noise while meeting the overall system thermal and efficiency requirements. There are two major types of power supply voltage regulators available for regulating the GTH transceiver analog voltage rails, linear regulators, and switching regulators. Each of these types of regulators has advantages and disadvantages. The optimal choice of regulator type depends on system requirements such as:

- Physical size
- · Thermal budget
- Power efficiency
- Cost

#### **Linear Regulator**

A linear regulator is usually the simplest means to provide voltage regulation for the GTH transceiver analog supply rails. Inherently, a linear regulator does not inject significant noise into the regulated output voltage. In fact, some, not all, linear regulators provide noise rejection at the output from noise present on the voltage input. Another advantage of the linear regulator is that it usually requires a minimal number of external components to realize a circuit on the printed circuit board.

There are potentially two major disadvantages to linear regulators, minimum dropout voltage, and limited efficiency. Linear regulators require an input voltage that is higher than the output voltage. This minimum dropout voltage often is dependent on the load current. Even low dropout linear regulators require a minimum difference between the input voltage and the output voltage of the regulator. The system power supply design must consider the minimum dropout voltage requirements of the linear regulators.

The efficiency of a linear regulator is dependent on the voltage difference between the input and output of the linear regulator. For instance, if the input voltage of the regulator is  $2.5~\rm V_{DC}$  and the output voltage of the regulator is  $1.2~\rm V_{DC}$ , the voltage difference is  $1.3~\rm V_{DC}$ . Assuming that the current into the regulator is essentially equal to the current out of the regulator, the maximum efficiency of the regulator is 48%. This means that for every watt delivered to the load, the system must consume an additional watt for regulation. This power consumed by the regulator generates heat that must be dissipated by the system. Providing a means to dissipate the heat generated by the linear regulator can drive up the system cost. So even though from a simple component count and complexity cost, the linear regulator appears to have an advantage over the switching regulator, if the overall system cost is considered, including power consumption and heat dissipation, in high current applications, the linear regulator can actually be at a disadvantage.



## **Switching Regulator**

A switching regulator can provide an efficient means to deliver a well-regulated voltage for the GTH transceiver analog power supply. Unlike the linear regulator, the switching regulator does not depend on the voltage drop between the input voltage of the regulator and the output voltage to provide regulation. Therefore the switching regulator can supply large amounts of current to the load while maintaining high power efficiency. It is not uncommon for a switching regulator to maintain efficiencies of 95% or greater. This efficiency is not severely impacted by the voltage drop between the input of the regulator and the output. It is impacted by the load current in a much lesser degree than that of the linear regulator. Because of the efficiency of the switching regulator, the system does not need to supply as much power to the circuit, and it does not need to provide a means to dissipate power consumed by the regulator.

The disadvantages to the switching regulator are complexity of the circuit and noise generated by the regulator switching function. Switching regulator circuits are usually more complex than linear regulator circuits. This shortcoming in switching regulators has recently been addressed by several switching regulator component vendors. Normally, a switching power supply regulation circuit requires a switching transistor element, an inductor, and a capacitor. Depending on the required efficiency and load requirements, a switching regulator circuit might require external switching transistors and inductors. Besides the component count, these switching regulators require very careful placement and routing on the printed circuit board to be effective.

Switching regulators generate significant noise and therefore usually require additional filtering before the voltage is delivered to the GTH transceiver analog power supply input of the GTH transceiver. As the amplitude of the noise should be limited to less than 10 mVpp, the power supply filter should be designed to attenuate the noise from the switching regulator to meet this requirement.

# **Power Supply Distribution Network**

#### Staged Decoupling

#### Die

The decoupling capacitance on the die filters the highest frequency noise components on the power supplies. The source for this very high frequency noise is the internal on-die circuits.

#### Package

The UltraScale architecture package has additional decoupling. Decoupling capacitors in the package provide attenuation for noise in the package power plane, thereby reducing



the interaction between GTH transceiver Quads. These capacitors in the package also aid in maintaining a low-impedance, high-frequency path between the power supply, MGTAVCC MGTVCCAUX, or MGTAVTT, and GND.

#### **Printed Circuit Board**

Because the impedance between the power planes and GND has been kept low on the die and in the package, the board design has a much more relaxed requirement for decoupling on the printed circuit board. The primary purpose of the PCB decoupling capacitors is to provide noise isolation between the transceiver power supply pins and the external noise sources. Some examples of external noise sources are:

- · Power supply regulator circuits
- On board digital switching circuits
- SelectIO signals from the UltraScale device

Decoupling capacitors should be provided on the PCB near the GTH transceiver power pins. These capacitors reduce the impedance of the PCB power distribution network. The reduced impedance of the PDN provides a means to attenuate noise from external sources before it can get into the device package power planes. The noise at the power pins should be less than 10 mVpp over the band from 10 kHz to 80 MHz.

The decoupling capacitor guidelines for the GTH transceivers are shown in Table 5-8. The GTH transceiver Quads are organized into power supply groups in the package. See Analog Power Supply Pins for the package being used.

Table 5-8: GTH Transceiver PCB Capacitor Recommendations

Quantity Per Group			Capacitance	Tolerance	Туре
MGTAVCC	MGTAVTT	MGTVCCAUX	(μF)	Toterance	Турс
1	1	1	4.70	±10%	Ceramic



# **PCB Design Checklist**

Table 5-9 is a checklist of items that can be used to design and review any GTH transceiver PCB schematic and layout.

**Table 5-9: GTH Transceiver PCB Design Checklist** 

Pins	Recommendations		
MGTREFCLKOP	When configured as an input:		
MGTREFCLK0N	Use AC coupling capacitors for connection to oscillator		
MGTREFCLK1P	For AC coupling capacitors, see Reference Clock Interface, page 327.		
MGTREFCLK1N	• Reference clock oscillator output must comply with the minimum and maximum input amplitude requirements for these input pins. See the device data sheets [Ref 6].		
	When configured as an output:		
	Use AC coupling capacitors for connection to receiving device.		
	• For AC coupling capacitors use 0.01 μF.		
	• For output signal characteristics, See <i>Kintex UltraScale FPGAs Data Sheet:</i> DC and AC Switching Characteristics (DS892) [Ref 6].		
	If reference pins are not used, leave the associated pin pair unconnected. However, if the IBUFDS_GTE3/4 is instantiated in the design but not used, the associated pin pair should be connected to GND.		
MGTHRXP[3:0]/MGTHRXN[3:0]	Use AC coupling capacitors for connection to transmitter. The recommended value for AC coupling capacitors is 100 nF.		
	Receiver data traces should be provided enough clearance to eliminate crosstalk from adjacent signals.		
	• If a receiver will never be used under any conditions, connect the associated pin pair to GND.		
	• If a receiver is not used and not connected to anything under some conditions but might be connected to something and used under other conditions, or if a receiver is not used but connected for future use, then for the conditions when the receiver is unused, either do not instantiate the GTH transceiver in the FPGA design or if the GTH transceiver is instantiated, set RXPD[1:0] to 2 'b11.		
	See RX Analog Front End, page 180.		
MGTHTXP[3:0]/MGTHTXN[3:0]	Transmitter should be AC coupled to the receiver. The recommended value for the AC coupling capacitors is 100 nF.		
	Transmitter data traces should be provided enough clearance to eliminate crosstalk from adjacent signals.		
	If a transmitter is not used, leave the associated pin pair unconnected.		



Table 5-9: GTH Transceiver PCB Design Checklist (Cont'd)

Pins	Recommendations		
MGTAVTTRCAL	• Connect to MGTAVTT and to a $100\Omega$ resistor that is also connected to MGTRREF. Use identical trace geometry for the connection between the resistor and this pin and for the connection from the other pin of the resistor to MGTRREF. Also, limit the DC resistance of each trace to less than $0.5\Omega$ .		
	See Termination Resistor Calibration Circuit, page 319.		
	• If an entire PSG is not used by any Quads, tie MGTAVTTRCAL to ground.		
MGTRREF	• Connect to a $100\Omega$ resistor that is also connected to MGTAVTTRCAL. Use identical trace geometry for the connection between the resistor to this pin and for the connection from the other pin of the resistor to MGTAVTTRCAL. Also, limit the DC resistance of each trace to less than $0.5\Omega$ .		
	See Termination Resistor Calibration Circuit, page 319.		
	If an entire PSG is not used by any Quads, tie MGTRREF to ground.		
MGTAVCC[N]	• For UltraScale FPGAs, the nominal voltage is 1.0 $\rm V_{DC}$ . For UltraScale+ FPGAs, the nominal voltage is 0.9 $\rm V_{DC}$ .		
	• See the device data sheets [Ref 6] for power supply voltage tolerances.		
	<ul> <li>Sharing of the power supply regulator for this voltage with non-transceiver loads is not recommended. If the power supply regulator must be shared, the noise on the power supply at the package power supply pins must not exceed 10 mVpp.</li> </ul>		
	• Many packages have multiple groups of power supply connections in the package for MGTAVCC. Information on pin locations for each package can be found in the <i>UltraScale and UltraScale+ FPGAs Packaging and Pinouts Product Specification</i> (UG575) [Ref 7].		
	The following filter capacitor is recommended:		
	。 1 of 4.7 μF ±10%		
	• For optimal performance, power supply noise must be less than 10 mVpp.		
	<ul> <li>If all of the Quads in a power supply group are not used, the associated power pins can be left unconnected or tied to GND (unless the RCAL circuit is in that Quad).</li> </ul>		
	For power consumption, refer to XPE at www.xilinx.com/power.		



Table 5-9: GTH Transceiver PCB Design Checklist (Cont'd)

Pins	Recommendations
MGTAVTT[N]	• The nominal voltage is 1.2 V <sub>DC</sub> .
	• See the device data sheets [Ref 6] for power supply voltage tolerances.
	• Sharing of the power supply regulator for this voltage with non-transceiver loads is not recommended. If the power supply regulator must be shared, the noise on the power supply at the package power supply pins must not exceed 10 mVpp.
	• Many packages have multiple groups of power supply connections in the package for MGTAVTT. Information on pin locations for each package can be found in the <i>UltraScale and UltraScale+ FPGAs Packaging and Pinouts Product Specification</i> (UG575) [Ref 7].
	The following ceramic filter capacitor is recommended:
	• 1 of 4.7 μF ±10%
	• For optimal performance, power supply noise must be less than 10 mVpp.
	<ul> <li>If all of the Quads in a power supply group are not used, the associated power pins can be left unconnected or tied to GND (unless the RCAL circuit is in that Quad).</li> </ul>
	For power consumption, refer to XPE at www.xilinx.com/power.
MGTVCCAUX[N]	The nominal voltage is 1.8 VDC.
	• See the device data sheets [Ref 6] for power supply voltage tolerances.
	• Sharing of the power supply regulator for this voltage with non-transceiver loads is not recommended. If the power supply regulator must be shared, the noise on the power supply at the package power supply pins must not exceed 10 mVpp.
	<ul> <li>Many packages have multiple groups of power supply connections in the package for MGTAVTT. For information on pin locations for each package, see the <i>UltraScale and UltraScale+ FPGAs Packaging and Pinouts Product</i> Specification (UG575) [Ref 7].</li> </ul>
	The following filter capacitor is recommended:
	。 1 of 4.7 μF ±10%
	• For optimal performance, power supply noise must be less than 10 mVpp.
	<ul> <li>If all of the QPLLs in this power supply group are not used but the Quads are used, the filter capacitors are not necessary and these pins can be connected to V<sub>CCAUX</sub>.</li> </ul>
	<ul> <li>If all of the Quads in a power supply group are not used, the associated pins can be left unconnected or tied to GND (unless the RCAL circuit is in that Quad).</li> </ul>



# Use Model

# **PCI Express Architecture**

#### **Functional Description**

Dedicated PCS and PMA features support the PHY Interface for the PCI Express® architecture (PIPE) when the GTH transceiver is configured to PCIe mode. Several PCIe ports and attributes of the GTH transceiver are controlled by the LogiCORE PCIe IP. A PHY wrapper reference design of the LogiCORE PCIe IP demonstrates how these PCIe ports are driven. This reference design is available through the Vivado tools PCIe IP catalog. Refer to UltraScale Architecture Gen3 Integrated Block for PCI Express LogiCORE IP Product Guide (PG156) [Ref 8].

#### **Ports and Attributes**

Table 6-1 shows the dedicated PCIe architecture ports.

Table 6-1: Dedicated PCIe Architecture Ports

Port	Direction	Clock Domain	Description
PCIERSTIDLE	In	Async	Set this port to 1'b0 to request the transceiver to reset in PCIe mode. Set this port to 1'b1 when transceiver reset, including TX buffer bypass clock alignment, is complete.
PCIERSTTXSYNCSTART	In	Async	Set this port to 1'b1 for at least four TXUSERCLK cycles to request the transceiver to start TX buffer bypass clock alignment during PCIe reset. After setting this port back to 1'b0, wait for PCIESYNCTXSYNCDONE to transition from 1'b0 to 1'b1 to indicate that TX buffer bypass clock alignment is done.
PCIEEQRXEQADAPTDONE	In	Async	Reserved. Tie to GND.
PCIEUSERRATEDONE	In	Async	Reserved. Tie to GND.
PCIEUSERPHYSTATUSRST	Out	Async	A value of 1'b1 indicates the transceiver is in reset.



Table 6-1: Dedicated PCIe Architecture Ports (Cont'd)

Port	Direction	Clock Domain	Description
PCIERATEQPLLPD	Out	Async	This CHANNEL output can be used to control the QPLLPD of the COMMON for PCIe applications.
PCIERATEQPLLRESET	Out	Async	This CHANNEL output can be used to control the QPLLRESET of the COMMON for PCIe applications.
PCIERATEIDLE	Out	Async	A value of 1 'b0 indicates the transceiver is busy performing a PCIe rate change.
PCIESYNCTXSYNCDONE	Out	Async	A value of 1'b1 indicates the transceiver is done performing TX buffer bypass clock alignment for PCIe applications.
PCIERATEGEN3	Out	Async	A value of 1 'b1 indicates the transceiver is entering PCIe Gen3 line rate.
PCIEUSERGEN3RDY	Out	Async	A value of 1 'b1 indicates the transceiver is operating in PCIe Gen3 line rate.
PCIEUSERRATESTART	Out	Async	Reserved.
RXSTATUS[2:0]	Out	RXUSRCLK2	Encodes RX status and error codes for the RX data stream when receiving data in Gen1 or Gen2 modes.
			000b: Received data okay.
			001b: One SKP added.
			010b: One SKP removed.
			011b: Receiver detected.
			100b: 8B/10B decode error.
			101b: Elastic buffer overflow.
			110b: Elastic buffer underflow.
			111b: Receive disparity error.
UltraScale+ FPGAs Only			
CPLLFREQLOCK	In	Async	Connect to CPLLLOCK for PCIe applications. Otherwise, connect to 1 ' b0.
QPLL0FREQLOCK	In	Async	Connect to QPLL0LOCK for PCIe applications. Otherwise, connect to 1 ' b0.
QPLL1FREQLOCK	In	Async	Connect to QPLL1LOCK for PCIe applications. Otherwise, connect to 1 'b0.



Table 6-2 shows the PCIe configuration attributes.

**Table 6-2: PCIe Configuration Attributes** 

Port	Туре	Description
PCS_PCIE_EN	Boolean	Enables the transceiver to PCIe mode.
		TRUE: PCIe mode
		FALSE: All other protocols
PLL_SEL_MODE_GEN12	2-bit binary	UltraScale FPGAs only:
		Selects the PLL for PCIe Gen1 and Gen2 line rates.
		00b: CPLL
		11b: <b>QPLL1</b>
PLL_SEL_MODE_GEN3	2-bit binary	UltraScale FPGAs only:
		Set to 2'b11 to select QPLL1 for PCIe Gen3 line rate.
PCIE_BUFG_DIV_CTRL	16-bit binary	Reserved. Use the recommended value from the Wizard.
PCIE_RXPCS_CFG_GEN3	16-bit binary	Reserved. Use the recommended value from the Wizard.
PCIE_RXPMA_CFG	16-bit binary	Reserved. Use the recommended value from the Wizard.
PCIE_TXPCS_CFG_GEN3	16-bit binary	Reserved. Use the recommended value from the Wizard.
PCIE_TXPMA_CFG	16-bit binary	Reserved. Use the recommended value from the Wizard.
UltraScale+ FPGAs Only		
PCIE_PLL_SEL_MODE_GEN12	2-bit Hex	Selects the PLL for PCIe Gen1 and Gen2 line rates.
		00b: CPLL
		11b: QPLL
PCIE_PLL_SEL_MODE_GEN3	2-bit Hex	Set to 2'b11 to select QPLL1 for PCIe Gen3 line rate.
PCIE_PLL_SEL_MODE_GEN4	2-bit Hex	Set to 2'b10 to select QPLL0 for PCIe Gen4 line rate.

The primary RX elastic buffer through the 8B/10B decoder datapath is selected when the transceiver is operating in Gen1 and Gen2 line rates, and the Gen3 RX elastic buffer through the 128B/130B decoder datapath is selected when the transceiver is operating in Gen3 line rate. The configuration for the Gen3 RX elastic buffer is an advanced feature and should not be modified. Table 6-3 shows the PCIe Gen3 RX elastic buffer attributes.

**Table 6-3: PCIe Gen3 RX Elastic Buffer Attributes** 

Port	Туре	Description
PCI3_AUTO_REALIGN	String	Reserved. Use the recommended value from the Wizard.
PCI3_PIPE_RX_ELECIDLE	1-bit binary	Reserved. Use the recommended value from the Wizard.
PCI3_RX_ASYNC_EBUF_BYPASS	2-bit binary	Reserved. Use the recommended value from the Wizard.
PCI3_RX_ELECIDLE_EI2_ENABLE	1-bit binary	Reserved. Use the recommended value from the Wizard.



Table 6-3: PCIe Gen3 RX Elastic Buffer Attributes (Cont'd)

Port	Туре	Description
PCI3_RX_ELECIDLE_H2L_COUNT	6-bit binary	Reserved. Use the recommended value from the Wizard.
PCI3_RX_ELECIDLE_H2L_DISABLE	3-bit binary	Reserved. Use the recommended value from the Wizard.
PCI3_RX_ELECIDLE_HI_COUNT	6-bit binary	Reserved. Use the recommended value from the Wizard.
PCI3_RX_ELECIDLE_LP4_DISABLE	1-bit binary	Reserved. Use the recommended value from the Wizard.
PCI3_RX_FIFO_DISABLE	1-bit binary	Reserved. Use the recommended value from the Wizard.

#### **RX Termination for Receiver Detection**

Dynamic switching of the receiver termination mode is required when the remote transmitter is using the falling edge for the receiver detection or in a situation where the implementation of the remote transmitter is unknown. The steps to perform dynamic switching of the receiver termination mode are:

- 1. When the receiver detection is performed by the remote transmitter, set the receiver termination mode to MGTAVTT (RX\_CM\_SEL[1:0] = 2 ' b00) via a DRP operation.
- 2. After receiver detection is completed, set the receiver termination mode to programmable mode (RX\_CM\_SEL [1:0] = 2 'b11) via a DRP operation.

The dynamic switching of the termination mode is not required when the transmitter is using the rising edge for the receiver detection. In this case, set the receiver termination mode to programmable (RX\_CM\_SEL[1:0] =  $2 \cdot b11$ ). The PCIe IP core can be customized to select different receiver termination schemes.



# 8B/10B Valid Characters

8B/10B encoding includes a set of Data characters and K characters. Eight-bit values are coded into 10-bit values, keeping the serial line DC balanced. K characters are special Data characters designated with a CHARISK. K characters are used for specific informative designations. Table A-1 shows the valid Data characters. Table A-2, page 351 shows the valid K characters.

Table A-1: Valid Data Characters

Data Byte Name	Bits HGF EDCBA	Current RD - abcdei fghj	Current RD + abcdei fghj
D0.0	000 00000	100111 0100	011000 1011
D1.0	000 00001	011101 0100	100010 1011
D2.0	000 00010	101101 0100	010010 1011
D3.0	000 00011	110001 1011	110001 0100
D4.0	000 00100	110101 0100	001010 1011
D5.0	000 00101	101001 1011	101001 0100
D6.0	000 00110	011001 1011	011001 0100
D7.0	000 00111	111000 1011	000111 0100
D8.0	000 01000	111001 0100	000110 1011
D9.0	000 01001	100101 1011	100101 0100
D10.0	000 01010	010101 1011	010101 0100
D11.0	000 01011	110100 1011	110100 0100
D12.0	000 01100	001101 1011	001101 0100
D13.0	000 01101	101100 1011	101100 0100
D14.0	000 01110	011100 1011	011100 0100
D15.0	000 01111	010111 0100	101000 1011
D16.0	000 10000	011011 0100	100100 1011
D17.0	000 10001	100011 1011	100011 0100
D18.0	000 10010	010011 1011	010011 0100
D19.0	000 10011	110010 1011	110010 0100
D20.0	000 10100	001011 1011	001011 0100
D21.0	000 10101	101010 1011	101010 0100



Table A-1: Valid Data Characters (Cont'd)

Data Byte Name	Bits HGF EDCBA	Current RD - abcdei fghj	Current RD + abcdei fghj
D22.0	000 10110	011010 1011	011010 0100
D23.0	000 10111	111010 0100	000101 1011
D24.0	000 11000	110011 0100	001100 1011
D25.0	000 11001	100110 1011	100110 0100
D26.0	000 11010	010110 1011	010110 0100
D27.0	000 11011	110110 0100	001001 1011
D28.0	000 11100	001110 1011	001110 0100
D29.0	000 11101	101110 0100	010001 1011
D30.0	000 11110	011110 0100	100001 1011
D31.0	000 11111	101011 0100	010100 1011
D0.1	001 00000	100111 1001	011000 1001
D1.1	001 00001	011101 1001	100010 1001
D2.1	001 00010	101101 1001	010010 1001
D3.1	001 00011	110001 1001	110001 1001
D4.1	001 00100	110101 1001	001010 1001
D5.1	001 00101	101001 1001	101001 1001
D6.1	001 00110	011001 1001	011001 1001
D7.1	001 00111	111000 1001	000111 1001
D8.1	001 01000	111001 1001	000110 1001
D9.1	001 01001	100101 1001	100101 1001
D10.1	001 01010	010101 1001	010101 1001
D11.1	001 01011	110100 1001	110100 1001
D12.1	001 01100	001101 1001	001101 1001
D13.1	001 01101	101100 1001	101100 1001
D14.1	001 01110	011100 1001	011100 1001
D15.1	001 01111	010111 1001	101000 1001
D16.1	001 10000	011011 1001	100100 1001
D17.1	001 10001	100011 1001	100011 1001
D18.1	001 10010	010011 1001	010011 1001
D19.1	001 10011	110010 1001	110010 1001
D20.1	001 10100	001011 1001	001011 1001
D21.1	001 10101	101010 1001	101010 1001
D22.1	001 10110	011010 1001	011010 1001
D23.1	001 10111	111010 1001	000101 1001



Table A-1: Valid Data Characters (Cont'd)

Data Byte Name	Bits HGF EDCBA	Current RD - abcdei fghj	Current RD + abcdei fghj
D24.1	001 11000	110011 1001	001100 1001
D25.1	001 11001	100110 1001	100110 1001
D26.1	001 11010	010110 1001	010110 1001
D27.1	001 11011	110110 1001	001001 1001
D28.1	001 11100	001110 1001	001110 1001
D29.1	001 11101	101110 1001	010001 1001
D30.1	001 11110	011110 1001	100001 1001
D31.1	001 11111	101011 1001	010100 1001
D0.2	010 00000	100111 0101	011000 0101
D1.2	010 00001	011101 0101	100010 0101
D2.2	010 00010	101101 0101	010010 0101
D3.2	010 00011	110001 0101	110001 0101
D4.2	010 00100	110101 0101	001010 0101
D5.2	010 00101	101001 0101	101001 0101
D6.2	010 00110	011001 0101	011001 0101
D7.2	010 00111	111000 0101	000111 0101
D8.2	010 01000	111001 0101	000110 0101
D9.2	010 01001	100101 0101	100101 0101
D10.2	010 01010	010101 0101	010101 0101
D11.2	010 01011	110100 0101	110100 0101
D12.2	010 01100	001101 0101	001101 0101
D13.2	010 01101	101100 0101	101100 0101
D14.2	010 01110	011100 0101	011100 0101
D15.2	010 01111	010111 0101	101000 0101
D16.2	010 10000	011011 0101	100100 0101
D17.2	010 10001	100011 0101	100011 0101
D18.2	010 10010	010011 0101	010011 0101
D19.2	010 10011	110010 0101	110010 0101
D20.2	010 10100	001011 0101	001011 0101
D21.2	010 10101	101010 0101	101010 0101
D22.2	010 10110	011010 0101	011010 0101
D23.2	010 10111	111010 0101	000101 0101
D24.2	010 11000	110011 0101	001100 0101
D25.2	010 11001	100110 0101	100110 0101



Table A-1: Valid Data Characters (Cont'd)

Data Byte Name	Bits HGF EDCBA	Current RD - abcdei fghj	Current RD + abcdei fghj
D26.2	010 11010	010110 0101	010110 0101
D27.2	010 11011	110110 0101	001001 0101
D28.2	010 11100	001110 0101	001110 0101
D29.2	010 11101	101110 0101	010001 0101
D30.2	010 11110	011110 0101	100001 0101
D31.2	010 11111	101011 0101	010100 0101
D0.3	011 00000	100111 0011	011000 1100
D1.3	011 00001	011101 0011	100010 1100
D2.3	011 00010	101101 0011	010010 1100
D3.3	011 00011	110001 1100	110001 0011
D4.3	011 00100	110101 0011	001010 1100
D5.3	011 00101	101001 1100	101001 0011
D6.3	011 00110	011001 1100	011001 0011
D7.3	011 00111	111000 1100	000111 0011
D8.3	011 01000	111001 0011	000110 1100
D9.3	011 01001	100101 1100	100101 0011
D10.3	011 01010	010101 1100	010101 0011
D11.3	011 01011	110100 1100	110100 0011
D12.3	011 01100	001101 1100	001101 0011
D13.3	011 01101	101100 1100	101100 0011
D14.3	011 01110	011100 1100	011100 0011
D15.3	011 01111	010111 0011	101000 1100
D16.3	011 10000	011011 0011	100100 1100
D17.3	011 10001	100011 1100	100011 0011
D18.3	011 10010	010011 1100	010011 0011
D19.3	011 10011	110010 1100	110010 0011
D20.3	011 10100	001011 1100	001011 0011
D21.3	011 10101	101010 1100	101010 0011
D22.3	011 10110	011010 1100	011010 0011
D23.3	011 10111	111010 0011	000101 1100
D24.3	011 11000	110011 0011	001100 1100
D25.3	011 11001	100110 1100	100110 0011
D26.3	011 11010	010110 1100	010110 0011
D27.3	011 11011	110110 0011	001001 1100



Table A-1: Valid Data Characters (Cont'd)

Data Byte Name	Bits HGF EDCBA	Current RD - abcdei fghj	Current RD + abcdei fghj
D28.3	011 11100	001110 1100	001110 0011
D29.3	011 11101	101110 0011	010001 1100
D30.3	011 11110	011110 0011	100001 1100
D31.3	011 11111	101011 0011	010100 1100
D0.4	100 00000	100111 0010	011000 1101
D1.4	100 00001	011101 0010	100010 1101
D2.4	100 00010	101101 0010	010010 1101
D3.4	100 00011	110001 1101	110001 0010
D4.4	100 00100	110101 0010	001010 1101
D5.4	100 00101	101001 1101	101001 0010
D6.4	100 00110	011001 1101	011001 0010
D7.4	100 00111	111000 1101	000111 0010
D8.4	100 01000	111001 0010	000110 1101
D9.4	100 01001	100101 1101	100101 0010
D10.4	100 01010	010101 1101	010101 0010
D11.4	100 01011	110100 1101	110100 0010
D12.4	100 01100	001101 1101	001101 0010
D13.4	100 01101	101100 1101	101100 0010
D14.4	100 01110	011100 1101	011100 0010
D15.4	100 01111	010111 0010	101000 1101
D16.4	100 10000	011011 0010	100100 1101
D17.4	100 10001	100011 1101	100011 0010
D18.4	100 10010	010011 1101	010011 0010
D19.4	100 10011	110010 1101	110010 0010
D20.4	100 10100	001011 1101	001011 0010
D21.4	100 10101	101010 1101	101010 0010
D22.4	100 10110	011010 1101	011010 0010
D23.4	100 10111	111010 0010	000101 1101
D24.4	100 11000	110011 0010	001100 1101
D25.4	100 11001	100110 1101	100110 0010
D26.4	100 11010	010110 1101	010110 0010
D27.4	100 11011	110110 0010	001001 1101
D28.4	100 11100	001110 1101	001110 0010
D29.4	100 11101	101110 0010	010001 1101



Table A-1: Valid Data Characters (Cont'd)

Data Byte Name	Bits HGF EDCBA	Current RD - abcdei fghj	Current RD + abcdei fghj
D30.4	100 11110	011110 0010	100001 1101
D31.4	100 11111	101011 0010	010100 1101
D0.5	101 00000	100111 1010	011000 1010
D1.5	101 00001	011101 1010	100010 1010
D2.5	101 00010	101101 1010	010010 1010
D3.5	101 00011	110001 1010	110001 1010
D4.5	101 00100	110101 1010	001010 1010
D5.5	101 00101	101001 1010	101001 1010
D6.5	101 00110	011001 1010	011001 1010
D7.5	101 00111	111000 1010	000111 1010
D8.5	101 01000	111001 1010	000110 1010
D9.5	101 01001	100101 1010	100101 1010
D10.5	101 01010	010101 1010	010101 1010
D11.5	101 01011	110100 1010	110100 1010
D12.5	101 01100	001101 1010	001101 1010
D13.5	101 01101	101100 1010	101100 1010
D14.5	101 01110	011100 1010	011100 1010
D15.5	101 01111	010111 1010	101000 1010
D16.5	101 10000	011011 1010	100100 1010
D17.5	101 10001	100011 1010	100011 1010
D18.5	101 10010	010011 1010	010011 1010
D19.5	101 10011	110010 1010	110010 1010
D20.5	101 10100	001011 1010	001011 1010
D21.5	101 10101	101010 1010	101010 1010
D22.5	101 10110	011010 1010	011010 1010
D23.5	101 10111	111010 1010	000101 1010
D24.5	101 11000	110011 1010	001100 1010
D25.5	101 11001	100110 1010	100110 1010
D26.5	101 11010	010110 1010	010110 1010
D27.5	101 11011	110110 1010	001001 1010
D28.5	101 11100	001110 1010	001110 1010
D29.5	101 11101	101110 1010	010001 1010
D30.5	101 11110	011110 1010	100001 1010
D31.5	101 11111	101011 1010	010100 1010



Table A-1: Valid Data Characters (Cont'd)

Data Byte Name	Bits HGF EDCBA	Current RD - abcdei fghj	Current RD + abcdei fghj
D0.6	110 00000	100111 0110	011000 0110
D1.6	110 00001	011101 0110	100010 0110
D2.6	110 00010	101101 0110	010010 0110
D3.6	110 00011	110001 0110	110001 0110
D4.6	110 00100	110101 0110	001010 0110
D5.6	110 00101	101001 0110	101001 0110
D6.6	110 00110	011001 0110	011001 0110
D7.6	110 00111	111000 0110	000111 0110
D8.6	110 01000	111001 0110	000110 0110
D9.6	110 01001	100101 0110	100101 0110
D10.6	110 01010	010101 0110	010101 0110
D11.6	110 01011	110100 0110	110100 0110
D12.6	110 01100	001101 0110	001101 0110
D13.6	110 01101	101100 0110	101100 0110
D14.6	110 01110	011100 0110	011100 0110
D15.6	110 01111	010111 0110	101000 0110
D16.6	110 10000	011011 0110	100100 0110
D17.6	110 10001	100011 0110	100011 0110
D18.6	110 10010	010011 0110	010011 0110
D19.6	110 10011	110010 0110	110010 0110
D20.6	110 10100	001011 0110	001011 0110
D21.6	110 10101	101010 0110	101010 0110
D22.6	110 10110	011010 0110	011010 0110
D23.6	110 10111	111010 0110	000101 0110
D24.6	110 11000	110011 0110	001100 0110
D25.6	110 11001	100110 0110	100110 0110
D26.6	110 11010	010110 0110	010110 0110
D27.6	110 11011	110110 0110	001001 0110
D28.6	110 11100	001110 0110	001110 0110
D29.6	110 11101	101110 0110	010001 0110
D30.6	110 11110	011110 0110	100001 0110
D31.6	110 11111	101011 0110	010100 0110
D0.7	111 00000	100111 0001	011000 1110
D1.7	111 00001	011101 0001	100010 1110



Table A-1: Valid Data Characters (Cont'd)

Data Byte Name	Bi HGF E	ts EDCBA	Current abcdei		Current abcdei	
D2.7	111 (	00010	101101	0001	010010	1110
D3.7	111 (	00011	110001	1110	110001	0001
D4.7	111 (	00100	110101	0001	001010	1110
D5.7	111 (	00101	101001	1110	101001	0001
D6.7	111 (	00110	011001	1110	011001	0001
D7.7	111 (	00111	111000	1110	000111	0001
D8.7	111 (	01000	111001	0001	000110	1110
D9.7	111 (	01001	100101	1110	100101	0001
D10.7	111 (	01010	010101	1110	010101	0001
D11.7	111 (	01011	110100	1110	110100	1000
D12.7	111 (	)1100	001101	1110	001101	0001
D13.7	111 (	)1101	101100	1110	101100	1000
D14.7	111 (	)1110	011100	1110	011100	1000
D15.7	111 (	)1111	010111	0001	101000	1110
D16.7	111 1	L0000	011011	0001	100100	1110
D17.7	111 1	L0001	100011	0111	100011	0001
D18.7	111 1	L0010	010011	0111	010011	0001
D19.7	111 1	L0011	110010	1110	110010	0001
D20.7	111 1	L0100	001011	0111	001011	0001
D21.7	111 1	L0101	101010	1110	101010	0001
D22.7	111 1	L0110	011010	1110	011010	0001
D23.7	111 1	L0111	111010	0001	000101	1110
D24.7	111 1	L1000	110011	0001	001100	1110
D25.7	111 1	L1001	100110	1110	100110	0001
D26.7	111 1	L1010	010110	1110	010110	0001
D27.7	111 1	L1011	110110	0001	001001	1110
D28.7	111 1	L1100	001110	1110	001110	0001
D29.7	111 1	L1101	101110	0001	010001	1110
D30.7	111 1	L1110	011110	0001	100001	1110
D31.7	111 1	L1111	101011	0001	010100	1110



Table A-2: Valid Control K Characters

Special Code Name	Bits HGF EDCBA	Current RD - abcdei fghj	Current RD + abcdei fghj
K28.0	000 11100	001111 0100	110000 1011
K28.1	001 11100	001111 1001	110000 0110
K28.2	010 11100	001111 0101	110000 1010
K28.3	011 11100	001111 0011	110000 1100
K28.4	100 11100	001111 0010	110000 1101
K28.5	101 11100	001111 1010	110000 0101
K28.6	110 11100	001111 0110	110000 1001
K28.7 <sup>(1)</sup>	111 11100	001111 1000	110000 0111
K23.7	111 10111	111010 1000	000101 0111
K27.7	111 11011	110110 1000	001001 0111
K29.7	111 11101	101110 1000	010001 0111
K30.7	111 11110	011110 1000	100001 0111

#### Notes:

<sup>1.</sup> Used for testing and characterization only.



# DRP Address Map of the GTH Transceiver in UltraScale FPGAs

# **GTHE3\_COMMON Primitive DRP Address Map**

Table B-1 lists the DRP map of the GTHE3\_COMMON primitive sorted by address.

**Note:** The reserved bits should NOT be modified. Attributes that are not described explicitly are set automatically by the UltraScale FPGAs Transceivers Wizard. These attributes must be left at their defaults, except for use cases that explicitly request different values.

Table B-1: DRP Map of GTHE3\_COMMON Primitive

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0008h	[15:0]	R/W	QPLL0_CFG0	[15:0]	0-65535	0-65535
0009h	[15:0]	R/W	COMMON_CFG0	[15:0]	0-65535	0-65535
000Bh	[15:0]	R/W	RSVD_ATTR0	[15:0]	0-65535	0-65535
0010h	[15:0]	R/W	QPLL0_CFG1	[15:0]	0-65535	0-65535
0011h	[15:0]	R/W	QPLL0_CFG2	[15:0]	0-65535	0-65535
0012h	[15:0]	R/W	QPLL0_LOCK_CFG	[15:0]	0-65535	0-65535
0013h	[15:0]	R/W	QPLL0_INIT_CFG0	[15:0]	0-65535	0-65535
0014h	[15:8]	R/W	QPLL0_INIT_CFG1	[7:0]	0-255	0-255



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					16	14
					17	15
					18	16
					19	17
			ODILO EDDIV	[7.0]	20	18
0014h	[7:01	0] R/W QPLL0_FBDIV			21	19
001411	[7:0]		[7:0]	22	20	
					23	21
					24	22
				25	23	
					26	24
					27	25



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

ORP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					28	26
					29	27
					30	28
					31	29
					32	30
					33	31
					34	32
					35	33
					36	34
					37	35
					38	36
					39	37
					40	38
					41	39
				42	40	
		0] R/W QPLL0_FBDIV	QPLL0_FBDIV		43	41
0.01.41-	[7:0]			LLO_FBDIV [7:0]	44	42
0014h	[7:0]				45	43
					46	44
					47	45
					48	46
					49	47
					50	48
					51	49
					52	50
					53	51
					54	52
					55	53
					56	54
					57	55
					58	56
					59	57
					60	58
					61	59



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					62	60
					63	61
					64	62
					65	63
					66	64
					67	65
					68	66
					69	67
					70	68
					71	69
					72	70
					73	71
					74	72
					75	73
				76	74	
			QPLL0_FBDIV		77	75
0014h	[7:0]	[7:0] R/W Q		[7:0]	78	76
001411	[7.0]				79	77
					80	78
					81	79
					82	80
					83	81
					84	82
					85	83
					86	84
					87	85
					88	86
					89	87
					90	88
					91	89
					92	90
					93	91
					94	92
					95	93



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					96	94
				_	97	95
					98	96
					99	97
					100	98
					101	99
					102	100
					103	101
					104	102
					105	103
					106	104
					107	105
		[7:0] R/W C	QPLL0_FBDIV	[7:0]	108	106
					109	107
					110	108
					111	109
0014h	[7:0]				112	110
001411	[7.0]				113	111
					114	112
					115	113
					116	114
					117	115
					118	116
					119	117
					120	118
					121	119
					122	120
					123	121
					124	122
					125	123
					126	124
					127	125
					128	126
					129	127



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

ORP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					130	128
					131	129
					132	130
					133	131
					134	132
					135	133
					136	134
					137	135
					138	136
					139	137
					140	138
					141	139
					142	140
					143	141
					144	142
0014h	[7:0]	R/W	QPLL0_FBDIV	[7:0]	145	143
					146	144
					147	145
					148	146
					149	147
					150	148
					151	149
					152	150
					153	151
					154	152
					155	153
					156	154
				157	155	
					158	156
					159	157
					160	158
0015h	[15:0]	R/W	QPLL0_CFG3	[15:0]	0-65535	0-65535
0016h	[9:0]	R/W	QPLL0_CP	[9:0]	0-1023	0-1023



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					2	0
					3	1
					4	2
		R/W	QPLL0_REFCLK_DIV		5	3
					6	5
0018h	[11:7]			[4:0]	8	6
					10	7
					12	13
				_	16	14
					20	15
					1	16
0019h	[9:0]	R/W	QPLL0_LPF	[9:0]	0-1023	0-1023
001Ah	[15:0]	R/W	QPLL0_CFG1_G3	[15:0]	0-65535	0-65535
001Bh	[15:0]	R/W	QPLL0_CFG2_G3	[15:0]	0-65535	0-65535
001Ch	[9:0]	R/W	QPLL0_LPF_G3	[9:0]	0-1023	0-1023
001Dh	[15:0]	R/W	QPLL0_LOCK_CFG_G3	[15:0]	0-65535	0-65535
001Eh	[15:0]	R/W	RSVD_ATTR1	[15:0]	0-65535	0-65535
					16	14
					17	15
					18	16
					19	17
					20	18
					21	19
					22	20
					23	21
001Fh	[15:8]	R/W	QPLL0_FBDIV_G3	[7:0]	24	22
				-	25	23
					26	24
					27	25
					28	26
					29	27
					30	28
					31	29
					32	30



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					33	31
					34	32
					35	33
					36	34
					37	35
					38	36
					39	37
					40	38
				_	41	39
					42	40
					43	41
					44	42
		[15:8] R/W	QPLL0_FBDIV_G3	[7:0]	45	43
					46	44
					47	45
					48	46
001Fh	[1 <b>5</b> · Q1				49	47
OOIFII	[13.6]				50	48
					51	49
					52	50
					53	51
					54	52
					55	53
					56	54
					57	55
					58	56
					59	57
					60	58
					61	59
					62	60
					63	61
					64	62
					65	63
					66	64



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

ORP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					67	65
					68	66
					69	67
					70	68
					71	69
					72	70
					73	71
					74	72
					75	73
					76	74
					77	75
					78	76
					79	77
					80	78
				81	79	
		[15:8] R/W	QPLL0_FBDIV_G3	[7:0]	82	80
0.01 ===	[1 [.0]				83	81
001Fh	[15.6]				84	82
					85	83
					86	84
					87	85
					88	86
					89	87
					90	88
					91	89
					92	90
					93	91
					94	92
					95	93
					96	94
					97	95
					98	96
					99	97
					100	98



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					101	99
					102	100
				103	101	
					104	102
					105	103
					106	104
					107	105
					108	106
					109	107
					110	108
					111	109
					112	110
					113	111
					114	112
					115	113
					116	114
001Fh	[15:8]	R/W	QPLL0_FBDIV_G3	[7:0]	117	115
001111	[13.6]	r/ vv	QFLL0_FBDIV_G3	[7.0]	118	116
					119	117
					120	118
					121	119
					122	120
					123	121
					124	122
					125	123
					126	124
					127	125
					128	126
					129	127
					130	128
					131	129
					132	130
					133	131
					134	132



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					135	133
					136	134
				137	135	
				138	136	
					139	137
					140	138
					141	139
					142	140
					143	141
					144	142
					145	143
					146	144
0.04-1	[1 [ 0]	D () A (		[7.0]	147	145
001Fh	[15:8]	5:8] R/W	QPLL0_FBDIV_G3	[7:0]	148	146
					149	147
					150	148
					151	149
					152	150
					153	151
					154	152
					155	153
					156	154
					157	155
					158	156
					159	157
					160	158
001Fh	[1:0]	R/W	RXRECCLKOUT0_SEL	[1:0]	0-3	0-3
0020h	[15:0]	R/W	QPLL0_SDM_CFG0	[15:0]	0-65535	0-65535
0021h	[15:0]	R/W	QPLL0_SDM_CFG1	[15:0]	0-65535	0-65535
0022h	[15:0]	R/W	SDM0INITSEED0_0	[15:0]	0-65535	0-65535
0023h	[8:0]	R/W	SDM0INITSEED0_1	[8:0]	0-511	0-511
0024h	[15:0]	R/W	QPLL0_SDM_CFG2	[15:0]	0-65535	0-65535
0025h	[9:0]	R/W	QPLL0_CP_G3	[9:0]	0-1023	0-1023
0028h	[15:0]	R/W	SDM0DATA1_0	[15:0]	0-65535	0-65535



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0029h	[10]	R/W	SDM0_WIDTH_PIN_SEL	[0]	0-1	0-1
0029h	[9]	R/W	SDM0_DATA_PIN_SEL	[0]	0-1	0-1
0029h	[8:0]	R/W	SDM0DATA1_1	[8:0]	0-511	0-511
0030h	[15:0]	R/W	QPLL0_CFG4	[15:0]	0-65535	0-65535
0081h	[15:0]	R/W	BIAS_CFG0	[15:0]	0-65535	0-65535
0082h	[15:0]	R/W	BIAS_CFG1	[15:0]	0-65535	0-65535
0083h	[15:0]	R/W	BIAS_CFG2	[15:0]	0-65535	0-65535
0084h	[15:0]	R/W	BIAS_CFG3	[15:0]	0-65535	0-65535
0085h	[9:0]	R/W	BIAS_CFG_RSVD	[9:0]	0-1023	0-1023
0086h	[15:0]	R/W	BIAS_CFG4	[15:0]	0-65535	0-65535
0088h	[15:0]	R/W	QPLL1_CFG0	[15:0]	0-65535	0-65535
0089h	[15:0]	R/W	COMMON_CFG1	[15:0]	0-65535	0-65535
008Bh	[15:0]	R/W	POR_CFG	[15:0]	0-65535	0-65535
0090h	[15:0]	R/W	QPLL1_CFG1	[15:0]	0-65535	0-65535
0091h	[15:0]	R/W	QPLL1_CFG2	[15:0]	0-65535	0-65535
0092h	[15:0]	R/W	QPLL1_LOCK_CFG	[15:0]	0-65535	0-65535
0093h	[15:0]	R/W	QPLL1_INIT_CFG0	[15:0]	0-65535	0-65535
0094h	[15:8]	R/W	QPLL1_INIT_CFG1	[7:0]	0-255	0-255
					16	14
					17	15
					18	16
					19	17
					20	18
					21	19
					22	20
0.00.41	[7.0]	D ()A/	ODULA EDDIV	[7.0]	23	21
0094h	[7:0]	R/W	QPLL1_FBDIV	[7:0]	24	22
					25	23
					26	24
					27	25
					28	26
					29	27
					30	28
					31	29



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					32	30
					33	31
					34	32
					35	33
					36	34
					37	35
					38	36
					39	37
					40	38
					41	39
					42	40
					43	41
					44	42
					45	43
					46	44
					47	45
0094h	[7:0]	R/W	QPLL1_FBDIV	[7:0]	48	46
009411	[7.0]	r/ vv	, vv Q1 LL1_1 bbiv	[7.0]	49	47
					50	48
					51	49
					52	50
					53	51
					54	52
					55	53
					56	54
					57	55
					58	56
					59	57
					60	58
					61	59
					62	60
					63	61
					64	62
					65	63



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					66	64
					67	65
					68	66
					69	67
					70	68
					71	69
					72	70
					73	71
					74	72
					75	73
					76	74
					77	75
					78	76
					79	77
					80	78
					81	79
0094h	[7:0]	R/W	QPLL1_FBDIV	[7:0]	82	80
009411	[7.0]	IX/ VV	, w Qr LLI_I bbiv	[7.0]	83	81
					84	82
					85	83
					86	84
					87	85
					88	86
					89	87
					90	88
					91	89
					92	90
					93	91
					94	92
					95	93
					96	94
					97	95
					98	96
					99	97



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					100	98
					101	99
					102	100
					103	101
					104	102
					105	103
					106	104
					107	105
					108	106
					109	107
					110	108
					111	109
					112	110
					113	111
					114	112
					115	113
0094h	[7:0]	R/W	QPLL1_FBDIV	[7:0]	116	114
009411	[7.0]	IN/ VV	V QFLLI_FBDIV	[7.0]	117	115
					118	116
					119	117
					120	118
					121	119
					122	120
					123	121
					124	122
					125	123
					126	124
					127	125
					128	126
					129	127
					130	128
					131	129
					132	130
					133	131



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					134	132
					135	133
					136	134
					137	135
					138	136
					139	137
					140	138
					141	139
					142	140
					143	141
					144	142
					145	143
					146	144
0094h	[7:0]	R/W	QPLL1_FBDIV	[7:0]	147	145
					148	146
					149	147
					150	148
					151	149
					152	150
					153	151
					154	152
					155	153
					156	154
					157	155
					158	156
					159	157
					160	158
0095h	[15:0]	R/W	QPLL1_CFG3	[15:0]	0-65535	0-65535
0096h	[9:0]	R/W	QPLL1_CP	[9:0]	0-1023	0-1023
0098h	[13]	R/W	SARC_SEL	[0]	0-1	0-1
0098h	[12]	R/W	SARC_EN	[0]	0-1	0-1



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					2	0
					3	1
					4	2
					5	3
					6	5
0098h	[11:7]	R/W	QPLL1_REFCLK_DIV	[4:0]	8	6
					10	7
					12	13
					16	14
					20	15
					1	16
0099h	[9:0]	R/W	QPLL1_LPF	[9:0]	0-1023	0-1023
009Ah	[15:0]	R/W	QPLL1_CFG1_G3	[15:0]	0-65535	0-65535
009Bh	[15:0]	R/W	QPLL1_CFG2_G3	[15:0]	0-65535	0-65535
009Ch	[9:0]	R/W	QPLL1_LPF_G3	[9:0]	0-1023	0-1023
009Dh	[15:0]	R/W	QPLL1_LOCK_CFG_G3	[15:0]	0-65535	0-65535
009Eh	[15:0]	R/W	RSVD_ATTR2	[15:0]	0-65535	0-65535
					16	14
					17	15
					18	16
					19	17
					20	18
					21	19
					22	20
009Fh	[15:8]	R/W	QPLL1_FBDIV_G3	[7:0]	23	21
					24	22
					25	23
					26	24
					27	25
					28	26
					29	27
					30	28



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					31	29
					32	30
					33	31
					34	32
					35	33
					36	34
					37	35
					38	36
					39	37
					40	38
					41	39
					42	40
					43	41
					44	42
					45	43
					46	44
0.00.0.0.1.	[1 [.0]	R/W	QPLL1_FBDIV_G3	[7:0]	47	45
009Fh	[15:8]	K/ VV	VV CLETIBEIV_G3	[7:0]	48	46
					49	47
					50	48
					51	49
					52	50
					53	51
					54	52
					55	53
					56	54
					57	55
					58	56
					59	57
					60	58
					61	59
					62	60
					63	61
					64	62



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

ORP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					65	63
					66	64
					67	65
					68	66
					69	67
					70	68
					71	69
					72	70
					73	71
					74	72
					75	73
					76	74
					77	75
					78	76
				79	77	
					80	78
0.0071-	[1 [.0]	R/W	QPLL1_FBDIV_G3	[7:0]	81	79
009Fh	[15:8]	K/ VV	WW QFEET_FBBIV_GS	[7:0]	82	80
				_	83	81
					84	82
				85	83	
				86	84	
				87	85	
				_	88	86
					89	87
					90	88
					91	89
					92	90
					93	91
					94	92
					95	93
					96	94
					97	95
					98	96



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					99	97
					100	98
					101	99
					102	100
					103	101
					104	102
					105	103
					106	104
					107	105
					108	106
					109	107
					110	108
					111	109
					112	110
					113	111
					114	112
009Fh	[15:8]	R/W	QPLL1_FBDIV_G3	[7:0]	115	113
UU9FN	[15.6]	K/VV	Ty W QT ELI_TBBTV_GS	[7.0]	116	114
					117	115
					118	116
					119	117
					120	118
					121	119
					122	120
					123	121
					124	122
					125	123
					126	124
				127	125	
					128	126
					129	127
					130	128
					131	129
					132	130



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

ORP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					133	131
					134	132
					135	133
					136	134
					137	135
					138	136
					139	137
					140	138
					141	139
			ODILL EDDIV C2		142	140
					143	141
					144	142
		D ()A/			145	143
0.00-1	[1 [.0]			[7.0]	146	144
009Fh	[15:8]	R/W	QPLL1_FBDIV_G3	[7:0]	147	145
					148	146
					149	147
					150	148
					151	149
					152	150
					153	151
					154	152
					155	153
					156	154
					157	155
					158	156
					159	157
					160	158
009Fh	[1:0]	R/W	RXRECCLKOUT1_SEL	[1:0]	0-3	0-3
00A0h	[15:0]	R/W	QPLL1_SDM_CFG0	[15:0]	0-65535	0-65535
00A1h	[15:0]	R/W	QPLL1_SDM_CFG1	[15:0]	0-65535	0-65535
00A2h	[15:0]	R/W	SDM1INITSEED0_0	[15:0]	0-65535	0-65535
00A3h	[8:0]	R/W	SDM1INITSEED0_1	[8:0]	0-511	0-511
00A4h	[15:0]	R/W	QPLL1_SDM_CFG2	[15:0]	0-65535	0-65535



Table B-1: DRP Map of GTHE3\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
00A5h	[9:0]	R/W	QPLL1_CP_G3	[9:0]	0-1023	0-1023
00A8h	[15:0]	R/W	SDM1DATA1_0	[15:0]	0-65535	0-65535
00A9h	[10]	R/W	SDM1_WIDTH_PIN_SEL	[0]	0-1	0-1
00A9h	[9]	R/W	SDM1_DATA_PIN_SEL	[0]	0-1	0-1
00A9h	[8:0]	R/W	SDM1DATA1_1	[8:0]	0-511	0-511
00ADh	[15:0]	R/W	RSVD_ATTR3	[15:0]	0-65535	0-65535
00B0h	[15:0]	R/W	QPLL1_CFG4	[15:0]	0-65535	0-65535

## **GTHE3\_CHANNEL Primitive DRP Address Map**

Table B-2 lists the DRP map of the GTHE3\_CHANNEL primitive sorted by address.

**Note:** The reserved bits should NOT be modified. Attributes that are not described explicitly are set automatically by the UltraScale FPGAs Transceivers Wizard. These attributes must be left at their defaults, except for use cases that explicitly request different values.

Table B-2: DRP Map of GTHE3\_CHANNEL Primitive

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0002h	[0]	R/W	CDR_SWAP_MODE_EN	[0]	0-1	0-1
0003h	[15:11]	R/W	RXBUFRESET_TIME	[4:0]	0-31	0-31
0003h	[9]	R/W	EYE_SCAN_SWAP_EN	[0]	0-1	0-1
					16	2
					20	3
					32	4
0003h	[8:5]	R/W	RX_DATA_WIDTH	[3:0]	40	5
000311	[0.5]	[0.5]	IX_DATA_WIDTT	[5.0]	64	6
					80	7
					128	8
					160	9
0003h	[4:0]	R/W	RXCDRFREQRESET_TIME	[4:0]	0-31	0-31
0004h	[15:11]	R/W	RXCDRPHRESET_TIME	[4:0]	0-31	0-31
0004h	[10:8]	R/W	PCI3_RX_ELECIDLE_H2L_DISABLE	[2:0]	0-7	0-7
0004h	[7:1]	R/W	RXDFELPMRESET_TIME	[6:0]	0-127	0-127
0004h	[0]	R/W	RX_FABINT_USRCLK_FLOP	[0]	0-1	0-1



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0005h	[15:11]	R/W	RXPMARESET_TIME	[4:0]	0-31	0-31
0005h	[10]	R/W	PCI3_RX_ELECIDLE_LP4_DISABLE	[0]	0-1	0-1
0005h	[9]	R/W	PCI3_RX_ELECIDLE_EI2_ENABLE	[0]	0-1	0-1
0005h	[8]	R/W	PCI3_RX_FIFO_DISABLE	[0]	0-1	0-1
0005h	[7:3]	R/W	RXPCSRESET_TIME	[4:0]	0-31	0-31
					Sigcfg_1	0
					Sigcfg_2	1
					Sigcfg_3	2
00051-	[2:0]	D /\A/	RXELECIDLE_CFG	12.01	Sigcfg_4	3
0005h	[2.0]	R/W	RXELECIDLE_CFG	[2:0]	Sigcfg_6	4
					Sigcfg_8	5
					Sigcfg_12	6
					Sigcfg_16	7
0006h	[15:0]	R/W	RXDFE_HB_CFG1	[15:0]	0-65535	0-65535
0009h	[15:11]	R/W	TXPMARESET_TIME	[4:0]	0-31	0-31
0009h	[10]	R/W	RX_PMA_POWER_SAVE	[0]	0-1	0-1
0009h	[9]	R/W	TX_PMA_POWER_SAVE	[0]	0-1	0-1
0009h	[7:3]	R/W	TXPCSRESET_TIME	[4:0]	0-31	0-31
000Bh	[15:14]	R/W	WB_MODE	[1:0]	0-3	0-3
					DATA	0
000Bh	[9:8]	R/W	RXPMACLK_SEL	[1:0]	EYESCAN	1
					CROSSING	2
000Bh	[4]	R/W	TX_FABINT_USRCLK_FLOP	[0]	0-1	0-1
					POSTPI	0
000Ch	[11:10]	R/W	TX_PROGCLK_SEL	[1:0]	PREPI	1
					CPLL	2
000Ch	[9:5]	R/W	RXISCANRESET_TIME	[4:0]	0-31	0-31
000Eh	[15:0]	R/W	RXCDR_CFG0	[15:0]	0-65535	0-65535
000Fh	[15:0]	R/W	RXCDR_CFG1	[15:0]	0-65535	0-65535
0010h	[15:0]	R/W	RXCDR_CFG2	[15:0]	0-65535	0-65535
0011h	[15:0]	R/W	RXCDR_CFG3	[15:0]	0-65535	0-65535
0012h	[15:0]	R/W	RXCDR_CFG4	[15:0]	0-65535	0-65535
0013h	[15:0]	R/W	RXCDR_LOCK_CFG0	[15:0]	0-65535	0-65535



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					1	1
					2	2
					3	3
					4	4
					5	5
					6	6
0.04.43	[1 [ 1 ]]	D () A (	CHAN BOND MAY CVEN	12.01	7	7
0014h	[15:12]	R/W	CHAN_BOND_MAX_SKEW	[3:0]	8	8
					9	9
					10	10
					11	11
					12	12
					13	13
					14	14
					1	0
0.01.41-	[11.10]	D /\A/	CHAN BOND SEO LEN	[1.0]	2	1
0014h	[11:10]	R/W	CHAN_BOND_SEQ_LEN	[1:0]	3	2
					4	3
0014h	[9:0]	R/W	CHAN_BOND_SEQ_1_1	[9:0]	0-1023	0-1023
0015h	[15:10]	R/W	PCI3_RX_ELECIDLE_HI_COUNT	[5:0]	0-63	0-63
0015h	[9:0]	R/W	CHAN_BOND_SEQ_1_3	[9:0]	0-1023	0-1023
0016h	[15:10]	R/W	PCI3_RX_ELECIDLE_H2L_COUNT	[5:0]	0-63	0-63
0016h	[9:0]	R/W	CHAN_BOND_SEQ_1_4	[9:0]	0-1023	0-1023
0017h	[15:10]	R/W	RX_BUFFER_CFG	[5:0]	0-63	0-63
0017h	[9]	R/W	RX_DEFER_RESET_BUF_EN	[0]	FALSE	0
001711	[9]	IX/ VV	KA_DEFEK_KESET_BUT_EIN		TRUE	1
0017h	[8:7]	R/W	OOBDIVCTL	[1:0]	0-3	0-3
					FRST_SMPL	0
0017h	[6:5]	R/W	PCI3_AUTO_REALIGN	[1:0]	OVR_8_BLK	1
001711	[0.3]	r/ vv	PCI3_AUTO_REALIGN	[1:0]	OVR_64_BLK	2
					OVR_1K_BLK	3
0017h	[4]	R/W	PCI3_PIPE_RX_ELECIDLE	[0]	0-1	0-1
0018h	[15:12]	R/W	CHAN_BOND_SEQ_1_ENABLE	[3:0]	0-15	0-15
0018h	[11:10]	R/W	PCI3_RX_ASYNC_EBUF_BYPASS	[1:0]	0-3	0-3



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0018h	[9:0]	R/W	CHAN_BOND_SEQ_2_1	[9:0]	0-1023	0-1023
0019h	[9:0]	R/W	CHAN_BOND_SEQ_2_2	[9:0]	0-1023	0-1023
001Ah	[9:0]	R/W	CHAN_BOND_SEQ_2_3	[9:0]	0-1023	0-1023
001Bh	[9:0]	R/W	CHAN_BOND_SEQ_2_4	[9:0]	0-1023	0-1023
001Ch	[15:12]	R/W	CHAN_BOND_SEQ_2_ENABLE	[3:0]	0-15	0-15
001Ch	[11]	R/W	CHAN_BOND_SEQ_2_USE	[0]	FALSE	0
001011	[±±]	14, 44	CHAN_BOND_SEQ_2_03E	[0]	TRUE	1
001Ch	[6]	R/W	CLK_COR_KEEP_IDLE	[0]	FALSE	0
001011	[0]	14, 44	CER_CON_REET_IDEE	[0]	TRUE	1
					3	3
					4	4
					5	5
					6	6
					7	7
					8	8
					9	9
		D] R/W			10	10
					11	11
					12	12
					13	13
					14	14
001Ch	[5:0]		CLK_COR_MIN_LAT	[5:0]	15	15
					16	16
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
				[5:0]	28	28
					29	29
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					40	40
					41	41
					42	42
					43	43
001Ch	[5:0]	R/W	W CLK_COR_MIN_LAT		44	44
UUICII	[5.0]	1 .,,,,,			45	45
					46	46
					47	47
					48	48
					49	49
					50	50
					51	51
					52	52
					53	53
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59
					60	60
					61	61



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
001Ch	[5:0]	R/W	CLV COD MINI LAT	[E-0]	62	62
UUICII	[3.0]	r/ vv	CLK_COR_MIN_LAT	[5:0]	63	63
					3	3
					4	4
					5	5
					6	6
					7	7
					8	8
					9	9
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
					17	17
001Dh	[15:10]	R/W CLK_COR_MAX_LAT	[5:0]	18	18	
OOIDII	[13.10]	11/ 44	W CER_COR_IMAX_EAT	[5.0]	19	19
				20	20	
					21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					30	30
					31	31
					32	32
					33	33
					34	34



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					35	35
					36	36
					37	37
					38	38
					39	39
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
0.01.01-	[1 [ . 1 [ ]	D /\\/	CLV COR MAY LAT	[E.O]	47	47
001Dh	[15:10]	R/W	CLK_COR_MAX_LAT	[5:0]	48	48
					49	49
					50	50
					51	51
					52	52
					53	53
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59
					60	60
0.01 DI-	[0]	R/W	CLY COD DDECEDENCE	[0]	FALSE	0
001Dh	[9]	r/VV	CLK_COR_PRECEDENCE	[0]	TRUE	1



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					0	0
					1	1
					2	2
					3	3
					4	4
					5	5
					6	6
					7	7
					8	8
					9	9
					10	10
					11	11
					12	12
					13	13
					14	14
001Dh	[8:4]	R/W	CLK_COR_REPEAT_WAIT	[4:0]	15	15
001D11	[0.4]		CER_COR_REFERENCE	[4.0]	16	16
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					30	30
					31	31



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					1	0
	12.21	D 044	CLIK COD CEO LEN	[1 0]	2	1
001Dh	[3:2]	R/W	CLK_COR_SEQ_LEN	[1:0]	3	2
					4	3
0.04=1	101	D (M)	CHAN BOND KEED ALICA	501	FALSE	0
001Dh	[0]	R/W	CHAN_BOND_KEEP_ALIGN	[0]	TRUE	1
001Eh	[9:0]	R/W	CLK_COR_SEQ_1_1	[9:0]	0-1023	0-1023
001Fh	[9:0]	R/W	CLK_COR_SEQ_1_2	[9:0]	0-1023	0-1023
0020h	[9:0]	R/W	CLK_COR_SEQ_1_3	[9:0]	0-1023	0-1023
0021h	[9:0]	R/W	CLK_COR_SEQ_1_4	[9:0]	0-1023	0-1023
0022h	[15:12]	R/W	CLK_COR_SEQ_1_ENABLE	[3:0]	0-15	0-15
0022h	[9:0]	R/W	CLK_COR_SEQ_2_1	[9:0]	0-1023	0-1023
0023h	[9:0]	R/W	CLK_COR_SEQ_2_2	[9:0]	0-1023	0-1023
0024h	[15:12]	R/W	CLK_COR_SEQ_2_ENABLE	[3:0]	0-15	0-15
00041	[11]	11] R/W	CLK_COR_SEQ_2_USE	[0]	FALSE	0
0024h	[11]			[0]	TRUE	1
00041	[10]	D (\A/	CLV CODDECT LICE	[0]	FALSE	0
0024h	[10]	R/W	CLK_CORRECT_USE	[0]	TRUE	1
0024h	[9:0]	R/W	CLK_COR_SEQ_2_3	[9:0]	0-1023	0-1023
0025h	[9:0]	R/W	CLK_COR_SEQ_2_4	[9:0]	0-1023	0-1023
0026h	[15:0]	R/W	RXDFE_HE_CFG0	[15:0]	0-65535	0-65535
					1	1
0027h	[15:13]	R/W	ALIGN_COMMA_WORD	[2:0]	2	2
					4	4
0027h	[1 2]	R/W	ALIGN_COMMA_DOUBLE	[0]	FALSE	0
0027h	[12]	r/ VV	ALIGN_COMMA_DOUBLE	[0]	TRUE	1
00275	[11]	D /\A/	SHOW BEALIGN COMMA	[0]	FALSE	0
0027h [11	[11]	[11] R/W	SHOW_REALIGN_COMMA	[0]	TRUE	1
0027h	[9:0]	R/W	ALIGN_COMMA_ENABLE	[9:0]	0-1023	0-1023



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					2	0
					3	1
					4	2
					5	3
					6	5
0028h	[15:8]	R/W	CPLL_FBDIV	[7:0]	8	6
					10	7
					12	13
					16	14
					20	15
					1	16
0.0001	[7]	D //A/	CDLL EDDIV 4E	[0]	4	0
0028h	[7]	R/W	CPLL_FBDIV_45	[0]	5	1
0028h	[3:0]	R/W	TXDRVBIAS_N	[3:0]	0-15	0-15
0029h	[15:0]	R/W	CPLL_LOCK_CFG	[15:0]	0-65535	0-65535
					2	0
					3	1
	[15:11]				4	2
					5	3
				6	5	
002Ah		R/W	CPLL_REFCLK_DIV	[4:0]	8	6
				1	10	7
					12	13
					16	14
					20	15
					1	16
					VCO_3000MHZ	0
002Ah	[6:5]	R/W	SATA_CPLL_CFG	[1:0]	VCO_1500MHZ	1
					VCO_750MHZ	2
002Ah	[3:0]	R/W	TXDRVBIAS_P	[3:0]	0-15	0-15
002Bh	[15:0]	R/W	CPLL_INIT_CFG0	[15:0]	0-65535	0-65535
0.00 53	[1 = ]	D //4/	DEC DOCUMAN DETECT	101	FALSE	0
002Ch	[15]	R/W	DEC_PCOMMA_DETECT	[0]	TRUE	1
002Ch	[11:7]	R/W	TX_DIVRESET_TIME	[4:0]	0-31	0-31



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
002Ch	[6:2]	R/W	RX_DIVRESET_TIME	[4:0]	0-31	0-31
002Ch	[1]	R/W	A_TXPROGDIVRESET	[0]	0-1	0-1
002Ch	[0]	R/W	A_RXPROGDIVRESET	[0]	0-1	0-1
002Dh	[15:0]	R/W	RXCDR_LOCK_CFG1	[15:0]	0-65535	0-65535
002Eh	[15:0]	R/W	RXCFOK_CFG1	[15:0]	0-65535	0-65535
002Fh	[15:0]	R/W	RXDFE_H2_CFG0	[15:0]	0-65535	0-65535
0030h	[15:0]	R/W	RXDFE_H2_CFG1	[15:0]	0-65535	0-65535
0031h	[15:0]	R/W	RXCFOK_CFG2	[15:0]	0-65535	0-65535
0032h	[15:0]	R/W	RXLPM_CFG	[15:0]	0-65535	0-65535
0033h	[15:0]	R/W	RXLPM_KH_CFG0	[15:0]	0-65535	0-65535
0034h	[15:0]	R/W	RXLPM_KH_CFG1	[15:0]	0-65535	0-65535
0035h	[15:0]	R/W	RXDFELPM_KL_CFG0	[15:0]	0-65535	0-65535
0036h	[15:0]	R/W	RXDFELPM_KL_CFG1	[15:0]	0-65535	0-65535
0037h	[15:0]	R/W	RXLPM_OS_CFG0	[15:0]	0-65535	0-65535
0038h	[15:0]	R/W	RXLPM_OS_CFG1	[15:0]	0-65535	0-65535
0039h	[15:0]	R/W	RXLPM_GC_CFG	[15:0]	0-65535	0-65535
003Ah	[15:8]	R/W	DMONITOR_CFG1	[7:0]	0-255	0-255
003Ch	[15:10]	R/W	ES_CONTROL	[5:0]	0-63	0-63
0.02.01	[0]	D //A/	FC EDDDET EN	[0]	FALSE	0
003Ch	[9]	R/W	ES_ERRDET_EN	[0]	TRUE	1
0.03.01-	[0]	R/W	TC TVT CCAN TN	[0]	FALSE	0
003Ch	[8]	K/VV	ES_EYE_SCAN_EN	[0]	TRUE	1
003Ch	[4:0]	R/W	ES_PRESCALE	[4:0]	0-31	0-31
003Dh	[15:0]	R/W	RXDFE_HC_CFG0	[15:0]	0-65535	0-65535



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					0.0	32768
					4.0	57744
					5.0	49648
					8.0	57728
					10.0	57760
					16.0	57730
					16.5	49672
003Eh	[15:0]	R/W	TX_PROGDIV_CFG	[15:0]	20.0	57762
					32.0	57734
					33.0	49800
					40.0	57766
					64.0	57742
					66.0	50056
					80.0	57743
					100.0	57775
003Fh	[15:0]	R/W	ES_QUALIFIER0	[15:0]	0-65535	0-65535
0040h	[15:0]	R/W	ES_QUALIFIER1	[15:0]	0-65535	0-65535
0041h	[15:0]	R/W	ES_QUALIFIER2	[15:0]	0-65535	0-65535
0042h	[15:0]	R/W	ES_QUALIFIER3	[15:0]	0-65535	0-65535
0043h	[15:0]	R/W	ES_QUALIFIER4	[15:0]	0-65535	0-65535
0044h	[15:0]	R/W	ES_QUAL_MASK0	[15:0]	0-65535	0-65535
0045h	[15:0]	R/W	ES_QUAL_MASK1	[15:0]	0-65535	0-65535
0046h	[15:0]	R/W	ES_QUAL_MASK2	[15:0]	0-65535	0-65535
0047h	[15:0]	R/W	ES_QUAL_MASK3	[15:0]	0-65535	0-65535
0048h	[15:0]	R/W	ES_QUAL_MASK4	[15:0]	0-65535	0-65535
0049h	[15:0]	R/W	ES_SDATA_MASK0	[15:0]	0-65535	0-65535
004Ah	[15:0]	R/W	ES_SDATA_MASK1	[15:0]	0-65535	0-65535
004Bh	[15:0]	R/W	ES_SDATA_MASK2	[15:0]	0-65535	0-65535
004Ch	[15:0]	R/W	ES_SDATA_MASK3	[15:0]	0-65535	0-65535
004Dh	[15:0]	R/W	ES_SDATA_MASK4	[15:0]	0-65535	0-65535
004-	F 43	D () 4 /	ETC LANE DECKEN EN	103	FALSE	0
004Eh	[4]	R/W	FTS_LANE_DESKEW_EN	[0]	TRUE	1
004Eh	[3:0]	R/W	FTS_DESKEW_SEQ_ENABLE	[3:0]	0-15	0-15
004Fh	[15:4]	R/W	ES_HORZ_OFFSET	[11:0]	0-4095	0-4095



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
004Fh	[3:0]	R/W	FTS_LANE_DESKEW_CFG	[3:0]	0-15	0-15
0050h	[15:0]	R/W	RXDFE_HC_CFG1	[15:0]	0-65535	0-65535
0051h	[9:0]	R/W	ES_PMA_CFG	[9:0]	0-1023	0-1023
0052h	[10]	R/W	RX_EN_HI_LR	[0]	0-1	0-1
0052h	[4:2]	R/W	RX_DFE_AGC_CFG1	[2:0]	0-7	0-7
0052h	[1:0]	R/W	RX_DFE_AGC_CFG0	[1:0]	0-3	0-3
0053h	[15:0]	R/W	RXDFE_CFG0	[15:0]	0-65535	0-65535
0054h	[15:0]	R/W	RXDFE_CFG1	[15:0]	0-65535	0-65535
0055h	[13]	R/W	LOCAL_MASTER	[0]	0-1	0-1
00551-	[12]	R/W	PCS_PCIE_EN	[0]	FALSE	0
0055h	[12]	K/VV	PCS_PCIE_EIN	[0]	TRUE	1
00551-	[10]	D /\A/	ALIGN MCOMMA DET	[0]	FALSE	0
0055h	[10]	R/W	ALIGN_MCOMMA_DET	[0]	TRUE	1
0055h	[9:0]	R/W	ALIGN_MCOMMA_VALUE	[9:0]	0-1023	0-1023
0056	[10]	R/W	ALIGN_PCOMMA_DET	[0]	FALSE	0
0056h	[10]	K/VV	ALIGN_PCOMMA_DET	[0]	TRUE	1
0056h	[9:0]	R/W	ALIGN_PCOMMA_VALUE	[9:0]	0-1023	0-1023
0057h	[15:0]	R/W	TXDLY_LCFG	[15:0]	0-65535	0-65535
0058h	[15:0]	R/W	RXDFE_OS_CFG0	[15:0]	0-65535	0-65535
0059h	[15:0]	R/W	RXPHDLY_CFG	[15:0]	0-65535	0-65535
005Ah	[15:0]	R/W	RXDFE_OS_CFG1	[15:0]	0-65535	0-65535
005Bh	[15:0]	R/W	RXDLY_CFG	[15:0]	0-65535	0-65535
005Ch	[15:0]	R/W	RXDLY_LCFG	[15:0]	0-65535	0-65535
005Dh	[15:0]	R/W	RXDFE_HF_CFG0	[15:0]	0-65535	0-65535
005Eh	[15:0]	R/W	RXDFE_HD_CFG0	[15:0]	0-65535	0-65535
005Fh	[15:0]	R/W	RX_BIAS_CFG0	[15:0]	0-65535	0-65535
0060h	[15:0]	R/W	PCS_RSVD0	[15:0]	0-65535	0-65535
0061h	[15:11]	R/W	RXPH_MONITOR_SEL	[4:0]	0-31	0-31
0061h	[10]	R/W	RX_CM_BUF_PD	[0]	0-1	0-1
0061h	[9:6]	R/W	RX_CM_BUF_CFG	[3:0]	0-15	0-15
0061h	[5:2]	R/W	RX_CM_TRIM	[3:0]	0-15	0-15
0061h	[1:0]	R/W	RX_CM_SEL	[1:0]	0-3	0-3
0062h	[14]	R/W	RX_SUM_DFETAPREP_EN	[0]	0	0
0062h	[14]	R/W	RX_SUM_DFETAPREP_EN	[0]	1	1



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0062h	[13]	R/W	RX_SUM_VCM_OVWR	[0]	0	0
0062h	[13]	R/W	RX_SUM_VCM_OVWR	[0]	1	1
0062h	[12:9]	R/W	RX_SUM_IREF_TUNE	[3:0]	0-15	0-15
0062h	[8:7]	R/W	RX_SUM_RES_CTRL	[1:0]	0-3	0-3
0062h	[6:3]	R/W	RX_SUM_VCMTUNE	[3:0]	0-15	0-15
0062h	[2:0]	R/W	RX_SUM_VREF_TUNE	[2:0]	0-7	0-7
0063h	[15]	R/W	CBCC_DATA_SOURCE_SEL	[0]	ENCODED	0
0063h	[15]	R/W	CBCC_DATA_SOURCE_SEL	[0]	DECODED	1
0063h	[14]	R/W	OOB_PWRUP	[0]	0-1	0-1
0063h	[13:5]	R/W	RXOOB_CFG	[8:0]	0-511	0-511
					1	0
					2	1
0063h	[2:0]	R/W	RXOUT_DIV	[2:0]	4	2
					8	3
					16	4



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					1	0
					2	1
					3	2
					4	3
					5	4
					6	5
					7	6
					8	7
					9	8
					10	9
0064h	[15:11]	R/W	RX_SIG_VALID_DLY	[4:0]	11	10
000411	[13.11]	IX/ VV	KX_3IG_VALID_DL1	[4.0]	12	11
					13	12
					14	13
					15	14
					16	15
					17	16
					18	17
					19	18
					20	19
					21	20
					22	21
					23	22
					24	23
					25	24
					26	25
0064h	[15:11]	R/W	RX_SIG_VALID_DLY	[4:0]	27	26
000411	[+3.44]	14 7 7	107_310_V/LID_DE1	[4.0]	28	27
					29	28
					30	29
					31	30
					32	31



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					OFF	0
0064h	[10:9]	D /\\/	RXSLIDE_MODE	[1:0]	AUTO	1
0064N	0064h [10.9] K/V	R/W RXSLID	KXSLIDE_MODE	[1.0]	PCS	2
					PMA	3
0064h	[8]	R/W	RXPRBS_ERR_LOOPBACK	[0]	0-1	0-1
					1	1
					2	2
					3	3
				4	4	
					5	5
					6	6
					7	7
0064h	[7:4]	R/W	RXSLIDE_AUTO_WAIT	[3:0]	8	8
					9	9
					10	10
				11	11	
					12	12
					13	13
					14	14
					15	15
0.0.6.41	[2]	D ///	DVDLIE ENI	[0]	FALSE	0
0064h	[3]	R/W	RXBUF_EN	[0]	TRUE	1
					RXDES	0
0064h	[2:1]	R/W	RX_XCLK_SEL	[1:0]	RXUSR	1
					RXPMA	2
0.0.6.41	[0]	D //4/	DVCFADDOV FNI	[0]	FALSE	0
0064h	[0]	R/W	RXGEARBOX_EN	[0]	TRUE	1



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					0	0
					1	1
					2	2
					3	3
					4	4
					5	5
					6	6
					7	7
					8	8
					9	9
					10	10
					11	11
					12	12
					13	13
0065h	[15:10]	R/W	RXBUF_THRESH_OVFLW	[5:0]	14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					29	29
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					40	40
					41	41
					42	42
					43	43
					44	44
0065h	[15:10]	D /\\/	R/W RXBUF_THRESH_OVFLW	[5:0]	45	45
006511	[13.10]	K/VV		[5.0]	46	46
				47	47	
				48	48	
				49	49	
					50	50
					51	51
					52	52
					53	53
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59
					60	60
					61	61
					62	62



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0065h	[15:10]	R/W	RXBUF_THRESH_OVFLW	[5:0]	63	63
0065h	[9:0]	R/W	DMONITOR_CFG0	[9:0]	0-1023	0-1023
0.0.6.61-	[1 []	D /\A/	DABLIC TITLECTI OADD	[0]	FALSE	0
0066h	[15]	R/W	RXBUF_THRESH_OVRD	[0]	TRUE	1
0066h	[1.4]	R/W	RXBUF_RESET_ON_COMMAALIGN	[0]	FALSE	0
00001	[14]	K/VV	RXBUF_RESET_OIN_COMMAALIGIN	[0]	TRUE	1
0066h	[13]	R/W	RXBUF_RESET_ON_RATE_CHANGE	[0]	FALSE	0
000011	[13]	IX/ VV	KABOT_RESET_ON_RATE_CHANGE	[0]	TRUE	1
0066h	[12]	R/W	RXBUF_RESET_ON_CB_CHANGE	[0]	FALSE	0
000011	[12]	IX/ VV	KABOT_RESET_OIN_CB_CHAINGE	[0]	TRUE	1
					0	0
					1	1
					2	2
					3	3
					4	4
					5	5
					6	6
					7	7
					8	8
				9	9	
				[5:0]	10	10
0066h	[11:6]	R/W	RXBUF_THRESH_UNDFLW		11	11
000011	[11.0]	14, 44	IXABOT_TTIRESTT_ONDTEW		12	12
					13	13
					14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
0.0.6.61-	[11.6]	D /\\/	RXBUF_THRESH_UNDFLW	[E-0]	40	40
0066h	[11:6]	R/W	VVV KABOF_ITREST_UNDFLVV	[5:0]	41	41
				42	42	
				43	43	
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					50	50
					51	51
					52	52
					53	53
					54	54
					55	55
					56	56
					57	57



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					58	58
					59	59
0066h	[11.6]	R/W	RXBUF_THRESH_UNDFLW	[E:O]	60	60
0066h	[11:6]	R/VV	KXBUF_IHRESH_UNDFLVV	[5:0]	61	61
				62	62	
					63	63
0066h	[5]	R/W	RX_CLKMUX_EN	[0]	0-1	0-1
0.0.6.61-	[4]	D /\M	DV DISDEDD SEO MATCH	[0]	FALSE	0
0066h	[4]	R/W	RX_DISPERR_SEQ_MATCH	[0]	TRUE	1
0.0.6.61	[2]	D //A/	DVDUE ADDD MODE	[0]	FULL	0
0066h	[3]	R/W	RXBUF_ADDR_MODE	[0]	FAST	1
0066h	[2]	R/W	RX_WIDEMODE_CDR	[0]	0-1	0-1
		[1:0] R/W			0	0
0066h	[1:0]		RX_INT_DATAWIDTH	[1:0]	1	1
					2	2
0067h	[15:12]	R/W	RXBUF_EIDLE_HI_CNT	[3:0]	0-15	0-15
0067h	[11]	R/W	RXCDR_HOLD_DURING_EIDLE	[0]	0-1	0-1
0067h	[10]	R/W	RX_DFE_LPM_HOLD_DURING_EIDLE	[0]	0-1	0-1
0067h	[7:4]	R/W	RXBUF_EIDLE_LO_CNT	[3:0]	0-15	0-15
0.0.681	[2]	521 B 044	DVDUE DECET ON FIRE	[0]	FALSE	0
0067h	[3]	R/W	RXBUF_RESET_ON_EIDLE	[0]	TRUE	1
0067h	[2]	R/W	RXCDR_FR_RESET_ON_EIDLE	[0]	0-1	0-1
0067h	[1]	R/W	RXCDR_PH_RESET_ON_EIDLE	[0]	0-1	0-1
0068h	[15:13]	R/W	SATA_BURST_VAL	[2:0]	0-7	0-7
0068h	[7:4]	R/W	SATA_BURST_SEQ_LEN	[3:0]	0-15	0-15
0068h	[2:0]	R/W	SATA_EIDLE_VAL	[2:0]	0-7	0-7
					1	1
					2	2
					3	3
0.0.6.01	[1 [.1 0]	D /\A/	CATA MINI DIDCT	[[.0]	4	4
0069h	[15:10]	R/W	SATA_MIN_BURST	[5:0]	5	5
					6	6
					7	7
					8	8



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					9	9
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23
					24	24
0069h	[15:10]	R/W	SATA_MIN_BURST	[5:0]	25	25
000911	[13.10]	17, 44	JANA JANA JONES	[5.0]	26	26
				27	27	
					28	28
					29	29
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					40	40
					41	41
					42	42



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					50	50
					51	51
0069h	[15:10]	R/W	SATA_MIN_BURST	[5:0]	52	52
					53	53
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59
					60	60
					61	61
					1	1
					2	2
					3	3
					4	4
					5	5
					6	6
					7	7
0069h	[6:1]	R/W	SAS_MIN_COM	[5:0]	8	8
					9	9
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0069h	[6:1]	R/W	SAS_MIN_COM		16	16
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					30	30
					31	31
				[5:0]	32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					50	50
					51	51
					52	52
					53	53
					54	54
					55	55
0069h	[6:1]	R/W	SAS_MIN_COM	[5:0]	56	56
000911	[0.1]	11/ 44	SAS_IVITY_COIVI	[5.0]	57	57
					58	58
					59	59
					60	60
					61	61
					62	62
					63	63
					1	1
					2	2
					3	3
					4	4
					5	5
					6	6
					7	7
					8	8
					9	9
006Ah	[15:10]	R/W	SATA_MIN_INIT	[5:0]	10	10
OUGAII	[13.10]	11/ 44	2VIV-IMIN-IMI	[5.0]	11	11
					12	12
					13	13
					14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					20	20



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
0.0 6 7.1-	[15:10]	D /\\/	SATA_MIN_INIT	[5:0]	37	37
006Ah	[15:10]	R/W	JATA_WIN_INIT	[5:0]	38	38
					39	39
				40	40	
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					50	50
					51	51
					52	52
					53	53
					54	54



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					55	55
					56	56
					57	57
					58	58
006Ah	[15:10]	R/W	SATA_MIN_INIT	[5:0]	59	59
					60	60
					61	61
					62	62
					63	63
					1	1
					2	2
					3	3
					4	4
					5	5
					6	6
					7	7
					8	8
					9	9
					10	10
					11	11
				[5:0]	12	12
006Ah	[6:1]	R/W	SATA_MIN_WAKE		13	13
					14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					26	26
					27	27
					28	28
					29	29
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					40	40
					41	41
006Ah	[6:1]	R/W	SATA_MIN_WAKE	[5:0]	42	42
UUGAII	[0.1]	IX/ VV	IV W SATA_IVIIN_WAKE	[5.0]	43	43
					44	44
				45	45	
					46	46
					47	47
					48	48
					49	49
					50	50
					51	51
					52	52
					53	53
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					60	60
0.0 6.7 1	[6.1]	D ()A/	SATA_MIN_WAKE	[[.0]	61	61
006Ah	[6:1]	R/W		[5:0]	62	62
					63	63
					1	1
					2	2
					3	3
					4	4
					5	5
					6	6
					7	7
					8	8
					9	9
					10	10
					11	11
					12	12
					13	13
					14	14
006Bh	[15:10]	R/W SATA_MAX_BURST	[5:0]	15	15	
000011	[13.10]	IX/ VV	R/W SATA_WAA_BURST	[5.0]	16	16
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					30	30



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
006Bh	[15:10]	R/W	SATA_MAX_BURST	[5:0]	47	47
					48	48
					49	49
					50	50
					51	51
					52	52
					53	53
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59
					60	60
					61	61
					62	62
					63	63



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					1	1
					2	2
					3	3
					4	4
					5	5
					6	6
					7	7
					8	8
					9	9
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
006Bh	[6:0]	R/W	SAS_MAX_COM	[6:0]	17	17
000811	[0.0]	r/ vv	SAS_IVIAA_COIVI	[0.0]	18	18
					19	19
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					30	30
					31	31
					32	32
					33	33
					34	34



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					35	35
					36	36
					37	37
					38	38
					39	39
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					50	50
006Bh	[6:0]	R/W	SAS_MAX_COM	[6:0]	51	51
000011	[0.0]	ry vv	IV W SAS_IMAX_COM	[0.0]	52	52
					53	53
				54	54	
					55	55
					56	56
					57	57
					58	58
					59	59
					60	60
					61	61
					62	62
					63	63
					64	64
					65	65
					66	66
					67	67
					68	68



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					69	69
					70	70
					71	71
					72	72
					73	73
					74	74
					75	75
					76	76
					77	77
					78	78
					79	79
					80	80
					81	81
					82	82
					83	83
					84	84
0.0 CD1-	[6:0]	D /\\/	SAS_MAX_COM	[6:0]	85	85
006Bh	[6:0]	R/W	V SAS_IMAX_COM	[6:0]	86	86
				87	87	
					88	88
					89	89
					90	90
					91	91
					92	92
					93	93
					94	94
					95	95
					96	96
					97	97
					98	98
					99	99
					100	100
					101	101
					102	102



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					103	103
					104	104
					105	105
					106	106
					107	107
					108	108
					109	109
					110	110
					111	111
					112	112
					113	113
					114	114
006Bh	[6:0]	R/W	SAS_MAX_COM	[6:0]	115	115
					116	116
					117	117
					118	118
					119	119
					120	120
					121	121
					122	122
					123	123
					124	124
					125	125
					126	126
					127	127
					1	1
					2	2
					3	3
					4	4
006Ch	[15:10]	R/W	SATA_MAX_INIT	[5:0]	5	5
					6	6
					7	7
					8	8
					9	9



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25
0.0.6.01-	[15:10]	D /\\/	CATA MAN INIT	[E-0]	26	26
006Ch	[15:10]	R/W	W SATA_MAX_INIT	[5:0]	27	27
				28	28	
					29	29
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					40	40
					41	41
					42	42
					43	43



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					50	50
					51	51
					52	52
006Ch	[15:10]	R/W	SATA_MAX_INIT	[5:0]	53	53
000011	[13.10]	IN/ VV	SATA_WAX_INIT	[3.0]	54	54
					55	55
					56	56
					57	57
					58	58
					59	59
					60	60
					61	61
					62	62
					63	63
					1	1
					2	2
					3	3
					4	4
					5	5
					6	6
006Ch	[6:1]	R/W	SATA_MAX_WAKE	[5:0]	7	7
000011	[0.1]	11/ 44	JATA_WANL	[5.0]	8	8
					9	9
					10	10
					11	11
					12	12
					13	13
					14	14



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					15	15
					16	16
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					30	30
006Ch	[6:1]	R/W	W SATA_MAX_WAKE	[5:0]	31	31
006CII	[0.1]			[5.0]	32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					49	49
					50	50
					51	51
					52	52
					53	53
					54	54
					55	55
006Ch	[6:1]	R/W	SATA_MAX_WAKE	[5:0]	56	56
					57	57
					58	58
					59	59
					60	60
					61	61
					62	62
					63	63
					1	0
					2	1
				3	2	
					4	3
					5	4
					6	5
					7	6
					8	7
					9	8
006Dh	[7:3]	R/W	RX_CLK25_DIV	[4:0]	10	9
					11	10
					12	11
					13	12
					14	13
					15	14
					16	15
					17	16
					18	17
					19	18



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					20	19
					21	20
					22	21
					23	22
					24	23
					25	24
006Dh	[7:3]	R/W	RX_CLK25_DIV	[4:0]	26	25
					27	26
					28	27
					29	28
					30	29
					31	30
					32	31
006Eh	[15:0]	R/W	TXPHDLY_CFG0	[15:0]	0-65535	0-65535
006Fh	[15:0]	R/W	TXPHDLY_CFG1	[15:0]	0-65535	0-65535
0070h	[15:0]	R/W	TXDLY_CFG	[15:0]	0-65535	0-65535
0071h	[6:2]	R/W	TXPH_MONITOR_SEL	[4:0]	0-31	0-31
0071h	[1:0]	R/W	TAPDLY_SET_TX	[1:0]	0-3	0-3
0072h	[15:0]	R/W	RXCDR_LOCK_CFG2	[15:0]	0-65535	0-65535
0073h	[15:0]	R/W	TXPH_CFG	[15:0]	0-65535	0-65535
0074h	[14:0]	R/W	TERM_RCAL_CFG	[14:0]	0-32767	0-32767
0075h	[15:0]	R/W	RXDFE_HF_CFG1	[15:0]	0-65535	0-65535
0076h	[15:4]	R/W	PD_TRANS_TIME_FROM_P2	[11:0]	0-4095	0-4095
0076h	[3:1]	R/W	TERM_RCAL_OVRD	[2:0]	0-7	0-7
0077h	[15:8]	R/W	PD_TRANS_TIME_NONE_P2	[7:0]	0-255	0-255
0077h	[7:0]	R/W	PD_TRANS_TIME_TO_P2	[7:0]	0-255	0-255
0078h	[15:8]	R/W	TRANS_TIME_RATE	[7:0]	0-255	0-255
0079h	[15:8]	R/W	TST_RSV0	[7:0]	0-255	0-255
0079h	[7:0]	R/W	TST_RSV1	[7:0]	0-255	0-255
					1	0
					2	1
007Ah	[15:11]	R/W	TX_CLK25_DIV	[4:0]	3	2
					4	3
					5	4



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					6	5
					7	6
					8	7
					9	8
					10	9
					11	10
					12	11
					13	12
					14	13
					15	14
					16	15
					17	16
					18	17
007Ah	[15:11]	R/W	TX_CLK25_DIV	[4:0]	19	18
					20	19
					21	20
					22	21
					23	22
					24	23
					25	24
					26	25
					27	26
					28	27
					29	28
					30	29
					31	30
					32	31
007Ah	[10]	R/W	TX_XCLK_SEL	[0]	TXOUT	0
	1	,		F-3	TXUSR	1
					16	2
					20	3
007Ah	[3:0]	R/W	TX_DATA_WIDTH	[3:0]	32	4
					40	5
					64	6



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					80	7
007Ah	[3:0]	R/W	TX_DATA_WIDTH	[3:0]	128	8
					160	9
007Bh	[15:10]	R/W	TX_DEEMPH0	[5:0]	0-63	0-63
007Bh	[7:2]	R/W	TX_DEEMPH1	[5:0]	0-63	0-63
007Ch	[14]	R/W	TX_MAINCURSOR_SEL	[0]	0-1	0-1
007Ch	[13]	R/W	TXGEARBOX_EN	[0]	FALSE	0
007Ch	[13]	R/W	TXGEARBOX_EN	[0]	TRUE	1
					1	0
					2	1
007Ch	[10:8]	R/W	TXOUT_DIV	[2:0]	4	2
					8	3
					16	4
		D 011		501	FALSE	0
007Ch	[7]	R/W	TXBUF_EN	[0]	TRUE	1
	161	D 044	TYPLIE RESET ON DATE SHANGE	501	FALSE	0
007Ch	[6]	R/W	TXBUF_RESET_ON_RATE_CHANGE	[0]	TRUE	1
007Ch	[5:3]	R/W	TX_RXDETECT_REF	[2:0]	0-7	0-7
	101	D 044	TVEVEO ADDD CEC	501	LOW	0
007Ch	[2]	R/W	TXFIFO_ADDR_CFG	[0]	HIGH	1
007Dh	[15:2]	R/W	TX_RXDETECT_CFG	[13:0]	0-16383	0-16383
007Eh	[15]	R/W	TX_CLKMUX_EN	[0]	0-1	0-1
0.0.71	[1.4]	D ()A/	TV LOOPDACK DRIVE LITT	101	FALSE	0
007Eh	[14]	R/W	TX_LOOPBACK_DRIVE_HIZ	[0]	TRUE	1
					DIRECT	0
007Eh	[12:8]	R/W	TX_DRIVE_MODE	[4:0]	PIPE	1
					PIPEGEN3	2
007Eh	[7:5]	R/W	TX_EIDLE_ASSERT_DELAY	[2:0]	0-7	0-7
007Eh	[4:2]	R/W	TX_EIDLE_DEASSERT_DELAY	[2:0]	0-7	0-7
007Fh	[15:9]	R/W	TX_MARGIN_FULL_0	[6:0]	0-127	0-127
007Fh	[7:1]	R/W	TX_MARGIN_FULL_1	[6:0]	0-127	0-127
0080h	[15:9]	R/W	TX_MARGIN_FULL_2	[6:0]	0-127	0-127
0080h	[7:1]	R/W	TX_MARGIN_FULL_3	[6:0]	0-127	0-127
0081h	[15:9]	R/W	TX_MARGIN_FULL_4	[6:0]	0-127	0-127



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0081h	[7:1]	R/W	TX_MARGIN_LOW_0	[6:0]	0-127	0-127
0082h	[15:9]	R/W	TX_MARGIN_LOW_1	[6:0]	0-127	0-127
0082h	[7:1]	R/W	TX_MARGIN_LOW_2	[6:0]	0-127	0-127
0083h	[15:9]	R/W	TX_MARGIN_LOW_3	[6:0]	0-127	0-127
0083h	[7:1]	R/W	TX_MARGIN_LOW_4	[6:0]	0-127	0-127
0084h	[15:0]	R/W	RXDFE_HD_CFG1	[15:0]	0-65535	0-65535
0085h	[13]	R/W	TX_QPI_STATUS_EN	[0]	0-1	0-1
0085h	[11:10]	R/W	TX_INT_DATAWIDTH	[1:0]	0	0
0085h	[11:10]	R/W	TX_INT_DATAWIDTH	[1:0]	1	1
0085h	[11:10]	R/W	TX_INT_DATAWIDTH	[1:0]	2	2
					15	15
					16	16
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25
0089h	[7:0]	R/W	RXPRBS_LINKACQ_CNT	[7:0]	26	26
000911	[7.0]	11/ 44	INTROS_LINKACQ_CIVI	[7.0]	27	27
					28	28
					29	29
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					39	39
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					50	50
					51	51
					52	52
					53	53
					54	54
0089h	[7:0]	R/W	RXPRBS_LINKACQ_CNT	[7:0]	55	55
0089n	[7.0]			[7.0]	56	56
					57	57
					58	58
					59	59
					60	60
					61	61
					62	62
					63	63
					64	64
					65	65
					66	66
					67	67
					68	68
					69	69
					70	70
					71	71
					72	72



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					73	73
					74	74
					75	75
					76	76
					77	77
					78	78
					79	79
					80	80
					81	81
					82	82
					83	83
					84	84
					85	85
					86	86
					87	87
					88	88
0089h	[7:0]	R/W	RXPRBS_LINKACQ_CNT	[7:0]	89	89
008911	[7.0]	N/W KAPRES_LINKACQ_CIVI	KAPRBS_LIINKACQ_CIVI	[7.0]	90	90
				91	91	
					92	92
					93	93
					94	94
					95	95
					96	96
					97	97
					98	98
					99	99
					100	100
					101	101
					102	102
					103	103
					104	104
					105	105
					106	106



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					107	107
					108	108
					109	109
					110	110
					111	111
					112	112
					113	113
					114	114
					115	115
					116	116
					117	117
					118	118
					119	119
					120	120
					121	121
					122	122
0089h	[7:0]	R/W	RXPRBS_LINKACQ_CNT	[7:0]	123	123
000911	[7.0]	TV TVT NDS_EINONEQ_CIVI	KAFKB3_LINKACQ_CIVI	[7.0]	124	124
				125	125	
					126	126
					127	127
					128	128
					129	129
					130	130
					131	131
					132	132
					133	133
					134	134
					135	135
					136	136
					137	137
					138	138
					139	139
					140	140



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					141	141
					142	142
					143	143
					144	144
					145	145
					146	146
					147	147
					148	148
					149	149
					150	150
					151	151
					152	152
					153	153
					154	154
					155	155
					156	156
0.0.0.01-	[7.0]	R/W	RXPRBS_LINKACQ_CNT	[7:0]	157	157
0089h	[7:0]	1 14,44		[7:0]	158	158
					159	159
					160	160
					161	161
					162	162
					163	163
					164	164
					165	165
					166	166
					167	167
					168	168
					169	169
					170	170
					171	171
					172	172
					173	173
					174	174



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					175	175
					176	176
					177	177
					178	178
					179	179
					180	180
					181	181
					182	182
					183	183
					184	184
					185	185
					186	186
					187	187
					188	188
					189	189
					190	190
0089h	[7:0]	R/W	RXPRBS_LINKACQ_CNT	[7:0]	191	191
0089n	[7.0]			[7.0]	192	192
					193	193
					194	194
					195	195
					196	196
					197	197
					198	198
					199	199
					200	200
					201	201
					202	202
					203	203
					204	204
					205	205
					206	206
					207	207
					208	208



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					209	209
					210	210
					211	211
					212	212
					213	213
					214	214
					215	215
					216	216
					217	217
					218	218
					219	219
					220	220
					221	221
					222	222
					223	223
					224	224
0.0.0.1-	[7:0]	R/W	DVDDDS LINIKACO CNIT	[7:0]	225	225
0089h	[7:0]	J K/W KAPRBS_LINKACQ_CIVI	RXPRBS_LINKACQ_CNT	[7:0]	226	226
				227	227	
					228	228
					229	229
					230	230
					231	231
					232	232
					233	233
					234	234
					235	235
					236	236
					237	237
					238	238
					239	239
					240	240
					241	241
					242	242



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					243	243
					244	244
					245	245
					246	246
					247	247
					248	248
0089h	[7:0]	R/W	RXPRBS_LINKACQ_CNT	[7:0]	249	249
					250	250
					251	251
					252	252
					253	253
					254	254
				255	255	
008Ah	[15]	R/W	TX_PMADATA_OPT	[0]	0-1	0-1
008Ah	[14]	R/W	RXSYNC_OVRD	[0]	0-1	0-1
008Ah	[13]	R/W	TXSYNC_OVRD	[0]	0-1	0-1
008Ah	[12]	R/W	TX_IDLE_DATA_ZERO	[0]	0-1	0-1
008Ah	[11]	R/W	A_RXOSCALRESET	[0]	0-1	0-1
008Ah	[10]	R/W	RXOOB_CLK_CFG	[0]	PMA	0
008Ah	[10]	R/W	RXOOB_CLK_CFG	[0]	FABRIC	1
008Ah	[9]	R/W	TXSYNC_SKIP_DA	[0]	0-1	0-1
008Ah	[8]	R/W	RXSYNC_SKIP_DA	[0]	0-1	0-1
008Ah	[4:0]	R/W	RXOSCALRESET_TIME	[4:0]	0-31	0-31
008Bh	[10]	R/W	TXSYNC_MULTILANE	[0]	0-1	0-1
008Bh	[9]	R/W	RXSYNC_MULTILANE	[0]	0-1	0-1
008Bh	[7:0]	R/W	RX_CTLE3_LPF	[7:0]	0-255	0-255
008Ch	[15]	R/W	ACJTAG_MODE	[0]	0-1	0-1
008Ch	[14]	R/W	ACJTAG_DEBUG_MODE	[0]	0-1	0-1
008Ch	[13]	R/W	ACJTAG_RESET	[0]	0-1	0-1
008Ch	[12]	R/W	RESET_POWERSAVE_DISABLE	[0]	0-1	0-1
008Ch	[11:10]	R/W	RX_TUNE_AFE_OS	[1:0]	0-3	0-3
008Ch	[9:8]	R/W	RX_DFE_KL_LPM_KL_CFG0	[1:0]	0-3	0-3
008Ch	[7:5]	R/W	RX_DFE_KL_LPM_KL_CFG1	[2:0]	0-7	0-7
008Dh	[15:0]	R/W	RXDFELPM_KL_CFG2	[15:0]	0-65535	0-65535



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
008Eh	[15:0]	R/W	RXDFE_VP_CFG0	[15:0]	0-65535	0-65535
008Fh	[15:0]	R/W	RXDFE_VP_CFG1	[15:0]	0-65535	0-65535
0090h	[15:0]	R/W	RXDFE_UT_CFG1	[15:0]	0-65535	0-65535
0091h	[15:0]	R/W	ADAPT_CFG0	[15:0]	0-65535	0-65535
0092h	[15:0]	R/W	ADAPT_CFG1	[15:0]	0-65535	0-65535
0093h	[15:0]	R/W	RXCFOK_CFG0	[15:0]	0-65535	0-65535
0094h	[11]	R/W	ES_CLK_PHASE_SEL	[0]	0-1	0-1
0094h	[10]	R/W	USE_PCS_CLK_PHASE_SEL	[0]	0-1	0-1
0095h	[15:0]	R/W	PMA_RSV1	[15:0]	0-65535	0-65535
0097h	[12]	R/W	RX_AFE_CM_EN	[0]	0-1	0-1
0097h	[11]	R/W	RX_CAPFF_SARC_ENB	[0]	0-1	0-1
0097h	[10]	R/W	RX_EYESCAN_VS_NEG_DIR	[0]	0-1	0-1
0097h	[9]	R/W	RX_EYESCAN_VS_UT_SIGN	[0]	0-1	0-1
0097h	[8:2]	R/W	RX_EYESCAN_VS_CODE	[6:0]	0-127	0-127
0097h	[1:0]	R/W	RX_EYESCAN_VS_RANGE	[1:0]	0-3	0-3
0098h	[15:0]	R/W	RXDFE_HE_CFG1	[15:0]	0-65535	0-65535
0099h	[15:11]	R/W	GEARBOX_MODE	[4:0]	0-31	0-31
0099h	[10:8]	R/W	TXPI_SYNFREQ_PPM	[2:0]	0-7	0-7
0099h	[7]	R/W	TXPI_PPMCLK_SEL	[0]	TXUSRCLK	0
0099h	[7]	R/W	TXPI_PPMCLK_SEL	[0]	TXUSRCLK2	1
0099h	[6]	R/W	TXPI_INVSTROBE_SEL	[0]	0-1	0-1
0099h	[5]	R/W	TXPI_GRAY_SEL	[0]	0-1	0-1
0099h	[3]	R/W	TXPI_LPM	[0]	0-1	0-1
0099h	[2]	R/W	TXPI_VREFSEL	[0]	0-1	0-1
009Ah	[7:0]	R/W	TXPI_PPM_CFG	[7:0]	0-255	0-255
009Bh	[15]	R/W	RX_DFELPM_KLKH_AGC_STUP_EN	[0]	0-1	0-1
009Bh	[14:11]	R/W	RX_DFELPM_CFG0	[3:0]	0-15	0-15
009Bh	[10]	R/W	RX_DFELPM_CFG1	[0]	0-1	0-1
009Bh	[9:8]	R/W	RX_DFE_KL_LPM_KH_CFG0	[1:0]	0-3	0-3
009Bh	[7:5]	R/W	RX_DFE_KL_LPM_KH_CFG1	[2:0]	0-7	0-7
009Ch	[12:11]	R/W	TXPI_CFG0	[1:0]	0-3	0-3
009Ch	[10:9]	R/W	TXPI_CFG1	[1:0]	0-3	0-3
009Ch	[8:7]	R/W	TXPI_CFG2	[1:0]	0-3	0-3
009Ch	[6]	R/W	TXPI_CFG3	[0]	0-1	0-1



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
009Ch	[5]	R/W	TXPI_CFG4	[0]	0-1	0-1
009Ch	[4:2]	R/W	TXPI_CFG5	[2:0]	0-7	0-7
009Dh	[15:14]	R/W	RXPI_CFG1	[1:0]	0-3	0-3
009Dh	[13:12]	R/W	RXPI_CFG2	[1:0]	0-3	0-3
009Dh	[11:10]	R/W	RXPI_CFG3	[1:0]	0-3	0-3
009Dh	[9]	R/W	RXPI_CFG4	[0]	0-1	0-1
009Dh	[8]	R/W	RXPI_CFG5	[0]	0-1	0-1
009Dh	[7:5]	R/W	RXPI_CFG6	[2:0]	0-7	0-7
009Dh	[4:3]	R/W	RXPI_CFG0	[1:0]	0-3	0-3
009Eh	[15:0]	R/W	RXDFE_UT_CFG0	[15:0]	0-65535	0-65535
009Fh	[15:0]	R/W	RXDFE_GC_CFG0	[15:0]	0-65535	0-65535
00A0h	[15:0]	R/W	RXDFE_GC_CFG1	[15:0]	0-65535	0-65535
00A1h	[15:0]	R/W	RXDFE_GC_CFG2	[15:0]	0-65535	0-65535
00A2h	[15:0]	R/W	RXCDR_CFG0_GEN3	[15:0]	0-65535	0-65535
00A3h	[15:0]	R/W	RXCDR_CFG1_GEN3	[15:0]	0-65535	0-65535
00A4h	[15:0]	R/W	RXCDR_CFG2_GEN3	[15:0]	0-65535	0-65535
00A5h	[15:0]	R/W	RXCDR_CFG3_GEN3	[15:0]	0-65535	0-65535
00A6h	[15:0]	R/W	RXCDR_CFG4_GEN3	[15:0]	0-65535	0-65535
00A7h	[15:0]	R/W	RXCDR_CFG5_GEN3	[15:0]	0-65535	0-65535
00A8h	[15:0]	R/W	RXCDR_CFG5	[15:0]	0-65535	0-65535
00A9h	[15:0]	R/W	PCIE_RXPMA_CFG	[15:0]	0-65535	0-65535
00AAh	[15:0]	R/W	PCIE_TXPCS_CFG_GEN3	[15:0]	0-65535	0-65535
00ABh	[15:0]	R/W	PCIE_TXPMA_CFG	[15:0]	0-65535	0-65535
00ACh	[7:3]	R/W	RX_CLK_SLIP_OVRD	[4:0]	0-31	0-31
00ACh	[2:0]	R/W	PCS_RSVD1	[2:0]	0-7	0-7
00ADh	[12:11]	R/W	PLL_SEL_MODE_GEN3	[1:0]	0-3	0-3
00ADh	[10:9]	R/W	PLL_SEL_MODE_GEN12	[1:0]	0-3	0-3
00ADh	[8]	R/W	RATE_SW_USE_DRP	[0]	0-1	0-1
00ADh	[3]	R/W	RXPI_LPM	[0]	0-1	0-1
00ADh	[2]	R/W	RXPI_VREFSEL	[0]	0-1	0-1
00AEh	[15:0]	R/W	RXDFE_H3_CFG0	[15:0]	0-65535	0-65535
00AFh	[15]	R/W	DFE_D_X_REL_POS	[0]	0-1	0-1
00AFh	[14]	R/W	DFE_VCM_COMP_EN	[0]	0-1	0-1
00AFh	[13]	R/W	GM_BIAS_SELECT	[0]	0-1	0-1



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
00AFh	[10:0]	R/W	EVODD_PHI_CFG	[10:0]	0-2047	0-2047
00B0h	[15:0]	R/W	RXDFE_H3_CFG1	[15:0]	0-65535	0-65535
00B1h	[15:0]	R/W	RXDFE_H4_CFG0	[15:0]	0-65535	0-65535
00B2h	[15:0]	R/W	RXDFE_H4_CFG1	[15:0]	0-65535	0-65535
00B3h	[15:0]	R/W	RXDFE_H5_CFG0	[15:0]	0-65535	0-65535
00B4h	[15:13]	R/W	PROCESS_PAR	[2:0]	0-7	0-7
00B4h	[11:8]	R/W	TEMPERATUR_PAR	[3:0]	0-15	0-15
00B4h	[7:5]	R/W	TX_MODE_SEL	[2:0]	0-7	0-7
00B4h	[4]	R/W	TX_SARC_LPBK_ENB	[0]	0-1	0-1
00B5h	[15:0]	R/W	RXDFE_H5_CFG1	[15:0]	0-65535	0-65535
00B6h	[15:10]	R/W	TX_DCD_CFG	[5:0]	0-63	0-63
00B6h	[9]	R/W	TX_DCD_EN	[0]	0-1	0-1
00B6h	[8]	R/W	TX_EML_PHI_TUNE	[0]	0-1	0-1
00B6h	[5:0]	R/W	CPLL_CFG3	[5:0]	0-63	0-63
00B7h	[15:0]	R/W	RXDFE_H6_CFG0	[15:0]	0-65535	0-65535
00B8h	[15:0]	R/W	RXDFE_H6_CFG1	[15:0]	0-65535	0-65535
00B9h	[15:0]	R/W	RXDFE_H7_CFG0	[15:0]	0-65535	0-65535
					0	0
					1	1
					2	2
					3	3
					4	4
					5	5
					6	6
					7	7
00BAh	[6:2]	R/W	DDI_REALIGN_WAIT	[4:0]	8	8
					9	9
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23
00BAh	[6:2]	R/W	DDI_REALIGN_WAIT	[4:0]	24	24
					25	25
					26	26
					27	27
				28	28	
					29	29
					30	30
					31	31
00BAh	[1:0]	R/W	DDI_CTRL	[1:0]	0-3	0-3
					2	2
					3	3
00BBh	[11:9]	[11:9] R/W	TXGBOX_FIFO_INIT_RD_ADDR	[2:0]	4	4
					5	5
					6	6
00BBh	[8:6]	R/W	TX_SAMPLE_PERIOD	[2:0]	0-7	0-7
					2	2
0.0001	[[.2]	D (M)	DYCDOY FIFO INIT DD ADDD	12.01	3	3
00BBh	[5:3]	R/W	RXGBOX_FIFO_INIT_RD_ADDR	[2:0]	4	4
					5	5
00BBh	[2:0]	R/W	RX_SAMPLE_PERIOD	[2:0]	0-7	0-7
00BCh	[15:0]	R/W	CPLL_CFG2	[15:0]	0-65535	0-65535
00BDh	[15:0]	R/W	RXPHSAMP_CFG	[15:0]	0-65535	0-65535
00BEh	[15:0]	R/W	RXPHSLIP_CFG	[15:0]	0-65535	0-65535
00BFh	[15:0]	R/W	RXPHBEACON_CFG	[15:0]	0-65535	0-65535
00C0h	[15:0]	R/W	RXDFE_H7_CFG1	[15:0]	0-65535	0-65535
00C1h	[15:0]	R/W	RXDFE_H8_CFG0	[15:0]	0-65535	0-65535
00C2h	[15:0]	R/W	RXDFE_H8_CFG1	[15:0]	0-65535	0-65535



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
00C3h	[15:0]	R/W	PCIE_BUFG_DIV_CTRL	[15:0]	0-65535	0-65535
00C4h	[15:0]	R/W	PCIE_RXPCS_CFG_GEN3	[15:0]	0-65535	0-65535
00C5h	[15:0]	R/W	RXDFE_H9_CFG0	[15:0]	0-65535	0-65535
					0.0	32768
					4.0	57744
					5.0	49648
					8.0	57728
					10.0	57760
					16.0	57730
					16.5	49672
00C6h	[15:0]	R/W	RX_PROGDIV_CFG	[15:0]	20.0	57762
					32.0	57734
					33.0	49800
					40.0	57766
					64.0	57742
					66.0	50056
					80.0	57743
					100.0	57775
00C7h	[15:0]	R/W	RXDFE_H9_CFG1	[15:0]	0-65535	0-65535
00C8h	[15:0]	R/W	RXDFE_HA_CFG0	[15:0]	0-65535	0-65535
00CAh	[9:0]	R/W	CHAN_BOND_SEQ_1_2	[9:0]	0-1023	0-1023
00CBh	[15:0]	R/W	CPLL_CFG0	[15:0]	0-65535	0-65535
00CCh	[15:0]	R/W	CPLL_CFG1	[15:0]	0-65535	0-65535
00CDh	[15:8]	R/W	CPLL_INIT_CFG1	[7:0]	0-255	0-255
00CDh	[7:2]	R/W	RX_DDI_SEL	[5:0]	0-63	0-63
0.00=1	F4.1	D ()A/	DEC VALID COMMA ONLY	101	FALSE	0
00CDh	[1]	R/W	DEC_VALID_COMMA_ONLY	[0]	TRUE	1
0.0 0 = 1	101	D ()A/	DEC MCOMMA DETECT	101	FALSE	0
00CDh	[0]	R/W	DEC_MCOMMA_DETECT	[0]	TRUE	1
00CEh	[15:0]	R/W	RXDFE_HA_CFG1	[15:0]	0-65535	0-65535
00CFh	[15:0]	R/W	RXDFE_HB_CFG0	[15:0]	0-65535	0-65535
0150h	[6:0]	R	COMMA_ALIGN_LATENCY	[6:0]	0-127	0-127
0151h	[15:0]	R	es_error_count	[15:0]	0-65535	0-65535
0152h	[15:0]	R	es_sample_count	[15:0]	0-65535	0-65535



Table B-2: DRP Map of GTHE3\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0153h	[3:0]	R	es_control_status	[3:0]	0-15	0-15
0154h	[15:0]	R	es_rdata_byte4	[79:64]	0-65535	0-65535
0155h	[15:0]	R	es_rdata_byte3	[63:48]	0-65535	0-65535
0156h	[15:0]	R	es_rdata_byte2	[47:32]	0-65535	0-65535
0157h	[15:0]	R	es_rdata_byte1	[31:16]	0-65535	0-65535
0158h	[15:0]	R	es_rdata_byte0	[15:0]	0-65535	0-65535
0159h	[15:0]	R	es_sdata_byte4	[79:64]	0-65535	0-65535
015Ah	[15:0]	R	es_sdata_byte3	[63:48]	0-65535	0-65535
015Bh	[15:0]	R	es_sdata_byte2	[47:32]	0-65535	0-65535
015Ch	[15:0]	R	es_sdata_byte1	[31:16]	0-65535	0-65535
015Dh	[15:0]	R	es_sdata_byte0	[15:0]	0-65535	0-65535
015Eh	[15:0]	R	RX_PRBS_ERR_CNT	[15:0]	0-65535	0-65535
015Fh	[15:0]	R	RX_PRBS_ERR_CNT	[31:16]	0-65535	0-65535
0163h	[15:0]	R	TXGBOX_FIFO_LATENCY	[15:0]	0-65535	0-65535
0169h	[15:0]	R	RXGBOX_FIFO_LATENCY	[15:0]	0-65535	0-65535



## DRP Address Map of the GTH Transceiver in UltraScale+ FPGAs

## **GTHE4\_COMMON Primitive DRP Address Map**

Table C-1 lists the DRP map of the GTHE4\_COMMON primitive sorted by address.

**Note:** The reserved bits should NOT be modified. Attributes that are not described explicitly are set automatically by the UltraScale FPGAs Transceivers Wizard. These attributes must be left at their defaults, except for use cases that explicitly request different values.

Table C-1: DRP Map of GTHE4\_COMMON Primitive

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0008h	[15:0]	R/W	QPLL0_CFG0	[15:0]	0–65535	0–65535
0009h	[15:0]	R/W	COMMON_CFG0	[15:0]	0–65535	0-65535
000Dh	[15:0]	R/W	PPF0_CFG	[15:0]	0-65535	0-65535
0.000	[0]	R/W	QPLL0CLKOUT RATE	[0]	FULL	1
000Eh	[O]	IX/ VV	QFLLOCLKOOT_KATE	[0]	HALF	0
0010h	[15:0]	R/W	QPLL0_CFG1	[15:0]	0–65535	0-65535
0011h	[15:0]	R/W	QPLL0_CFG2	[15:0]	0-65535	0-65535
0012h	[15:0]	R/W	QPLL0_LOCK_CFG	[15:0]	0-65535	0-65535
0013h	[15:0]	R/W	QPLL0_INIT_CFG0	[15:0]	0–65535	0-65535



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					0	0
					1	1
					0	0
					1	1
0014h	[15:8]	R/W	QPLL0_INIT_CFG1	[7:0]	2	2
001411	[13.0]	IX/ VV	QFLLO_INIT_CFG1	[7.0]	3	3
					4	4
					5	5
					6	6
					7	7
					100	98
					101	99
					102	100
					103	101
					104	102
					105	103
					106	104
		R/W		[7:0]	107	105
					108	106
					109	107
					110	108
0014h	[7:0]		QPLL0_FBDIV		111	109
001411	[7.0]		QFEEO_FBDIV		112	110
					113	111
					114	112
					115	113
					116	114
					117	115
					118	116
					119	117
					120	118
					121	119
					122	120
					123	121



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					124	122
				125	123	
					126	124
					127	125
					128	126
					129	127
					130	128
					131	129
					132	130
					133	131
					134	132
					135	133
					136	134
					137	135
					138	136
					139	137
0014h	[7:0]	R/W	QPLL0_FBDIV	[7:0]	140	138
001411	[7.0]	IC/ VV	VV QFELO_FBDIV	[7.0]	141	139
					142	140
					143	141
					144	142
					145	143
					146	144
					147	145
					148	146
					149	147
					150	148
					151	149
					152	150
				153	151	
					154	152
					155	153
					156	154
					157	155



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					158	156
				159	157	
					16	14
					160	158
					17	15
					18	16
					19	17
					20	18
					21	19
					22	20
					23	21
					24	22
					25	23
					26	24
					27	25
					28	26
0014h	[7:0]	R/W	QPLL0_FBDIV	[7:0]	29	27
001411	[7.0]	IC/ VV	V QFLLO_FBDIV	[7.0]	30	28
					31	29
					32	30
					33	31
					34	32
					35	33
					36	34
					37	35
					38	36
					39	37
					40	38
					41	39
					42	40
				43	41	
					44	42
					45	43
					46	44



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					47	45
					48	46
					49	47
					50	48
					51	49
					52	50
					53	51
					54	52
					55	53
					56	54
					57	55
					58	56
					59	57
					60	58
					61	59
					62	60
00141-	[7:0]	R/W	ODLLO ERDIV	[7:0]	63	61
0014h	[7:0]	K/VV	R/W QPLL0_FBDIV	[7:0]	64	62
					65	63
					66	64
					67	65
				68	66	
					69	67
					70	68
					71	69
					72	70
					73	71
					74	72
					75	73
					76	74
					77	75
					78	76
					79	77
					80	78



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					81	79
					82	80
					83	81
					84	82
					85	83
					86	84
					87	85
					88	86
					89	87
0014h	[7:0]	R/W	QPLL0_FBDIV	[7:0]	90	88
					91	89
					92	90
					93	91
					94	92
					95	93
					96	94
					97	95
					98	96
					99	97
0015h	[15:0]	R/W	QPLL0_CFG3	[15:0]	0-65535	0-65535
0016h	[9:0]	R/W	QPLL0_CP	[9:0]	0-1023	0-1023
					1	16
					10	7
					12	13
					16	14
					2	0
0018h	[11:7]	R/W	QPLL0_REFCLK_DIV	[4:0]	20	15
					3	1
					4	2
					5	3
					6	5
					8	6
0019h	[9:0]	R/W	QPLL0_LPF	[9:0]	0-1023	0-1023
001Ah	[15:0]	R/W	QPLL0_CFG1_G3	[15:0]	0-65535	0-65535



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
001Bh	[15:0]	R/W	QPLL0_CFG2_G3	[15:0]	0–65535	0–65535
001Ch	[9:0]	R/W	QPLL0_LPF_G3	[9:0]	0-1023	0-1023
001Dh	[15:0]	R/W	QPLL0_LOCK_CFG_G3	[15:0]	0-65535	0-65535
001Eh	[15:0]	R/W	RSVD_ATTR0	[15:0]	0-65535	0-65535
					100	98
					101	99
					102	100
					103	101
					104	102
					105	103
					106	104
					107	105
					108	106
					109	107
					110	108
					111	109
					112	110
					113	111
0.01 =1-	[1 E · O]	D /\\/	R/W QPLL0_FBDIV_G3	[7.0]	114	112
001Fh	[15:8]	K/VV		[7:0]	115	113
					116	114
					117	115
					118	116
					119	117
					120	118
					121	119
					122	120
					123	121
					124	122
					125	123
					126	124
į					127	125
					128	126
					129	127



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
				130	128	
				131	129	
					132	130
				133	131	
					134	132
					135	133
					136	134
					137	135
					138	136
					139	137
					140	138
					141	139
					142	140
					143	141
					144	142
					145	143
001Fh	[15:8]	R/W	W QPLL0_FBDIV_G3	[7:0]	146	144
UUIFII	[13.0]	IC/ VV		[7.0]	147	145
					148	146
				-	149	147
					150	148
					151	149
					152	150
					153	151
					154	152
					155	153
					156	154
					157	155
					158	156
					159	157
					16	14
					160	158
				17	15	
					18	16



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					19	17
					20	18
					21	19
				22	20	
					23	21
					24	22
					25	23
					26	24
					27	25
					28	26
					29	27
					30	28
				31	29	
				32	30	
				33	31	
					34	32
001Fh	[15:8]	R/W	W QPLL0_FBDIV_G3	[7:0]	35	33
OOLFII	[13.0]	IX/ VV		[7.0]	36	34
					37	35
					38	36
					39	37
					40	38
					41	39
					42	40
					43	41
					44	42
					45	43
					46	44
					47	45
					48	46
					49	47
					50	48
					51	49
					52	50



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					53	51
					54	52
					55	53
				56	54	
					57	55
					58	56
					59	57
					60	58
					61	59
					62	60
					63	61
					64	62
					65	63
					66	64
				67	65	
					68	66
001Fh	[15:8]	R/W	QPLL0_FBDIV_G3	[7:0]	69	67
OULFII	[13.0]	IX/ VV	QI ELO_I BBIV_G3	[7.0]	70	68
					71	69
					72	70
					73	71
					74	72
					75	73
					76	74
					77	75
					78	76
					79	77
					80	78
					81	79
					82	80
					83	81
					84	82
					85	83
					86	84



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					87	85
					88	86
					89	87
					90	88
					91	89
					92	90
001Fh	[15:8]	R/W	QPLL0_FBDIV_G3	[7:0]	93	91
					94	92
					95	93
					96	94
					97	95
					98	96
					99	97
001Fh	[3]	R/W	QPLL0_RATE_SW_USE_DRP	[0]	0-1	0-1
001Fh	[2]	R/W	QPLL0_PCI_EN	[0]	0-1	0-1
001Fh	[1:0]	R/W	RXRECCLKOUT0_SEL	[1:0]	0-3	0-3
0020h	[15:0]	R/W	QPLL0_SDM_CFG0	[15:0]	0-65535	0-65535
0021h	[15:0]	R/W	QPLL0_SDM_CFG1	[15:0]	0-65535	0-65535
0022h	[15:0]	R/W	SDM0INITSEED0_0	[15:0]	0-65535	0-65535
0023h	[8:0]	R/W	SDM0INITSEED0_1	[8:0]	0-511	0-511
0024h	[15:0]	R/W	QPLL0_SDM_CFG2	[15:0]	0-65535	0-65535
0025h	[9:0]	R/W	QPLL0_CP_G3	[9:0]	0-1023	0-1023
0029h	[15]	R/W	AEN_QPLL0_FBDIV	[0]	0-1	0-1
0029h	[14]	R/W	AEN_SDM0TOGGLE	[0]	0-1	0-1
0029h	[13]	R/W	A_SDM0TOGGLE	[0]	0-1	0-1
002Dh	[15:0]	R/W	RSVD_ATTR1	[15:0]	0-65535	0-65535
0030h	[15:0]	R/W	QPLL0_CFG4	[15:0]	0-65535	0-65535
0081h	[15:0]	R/W	BIAS_CFG0	[15:0]	0-65535	0-65535
0082h	[15:0]	R/W	BIAS_CFG1	[15:0]	0-65535	0-65535
0083h	[15:0]	R/W	BIAS_CFG2	[15:0]	0-65535	0-65535
0084h	[15:0]	R/W	BIAS_CFG3	[15:0]	0-65535	0-65535
0086h	[15:0]	R/W	BIAS_CFG4	[15:0]	0-65535	0-65535
0088h	[15:0]	R/W	QPLL1_CFG0	[15:0]	0-65535	0-65535
0089h	[15:0]	R/W	COMMON_CFG1	[15:0]	0-65535	0-65535



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
008Bh	[15:0]	R/W	POR_CFG	[15:0]	0–65535	0-65535
008Dh	[15:0]	R/W	PPF1_CFG	[15:0]	0-65535	0-65535
008Eh	[0]	R/W	QPLL1CLKOUT_RATE	[0]	FULL	1
000111	[0]	1,7 **	QI EETCEKOO I_IVVIE	[0]	HALF	0
008Fh	[15:0]	R/W	BIAS_CFG_RSVD	[15:0]	0–65535	0-65535
0090h	[15:0]	R/W	QPLL1_CFG1	[15:0]	0–65535	0-65535
0091h	[15:0]	R/W	QPLL1_CFG2	[15:0]	0–65535	0-65535
0092h	[15:0]	R/W	QPLL1_LOCK_CFG	[15:0]	0–65535	0-65535
0093h	[15:0]	R/W	QPLL1_INIT_CFG0	[15:0]	0-65535	0-65535
					0	0
					1	1
					2	2
0.00.41	[1 [.0]	D ()A/	QPLL1_INIT_CFG1	[7.0]	3	3
0094h	[15:8]	[15:8] R/W		[7:0]	4	4
					5	5
					6	6
					7	7
					100	98
					101	99
					102	100
					103	101
					104	102
					105	103
					106	104
					107	105
0094h	[7:0]	R/W	QPLL1_FBDIV	[7:0]	108	106
					109	107
					110	108
					111	109
					112	110
					113	111
					114	112
					115	113
					116	114



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					117	115
					118	116
					119	117
					120	118
					121	119
					122	120
					123	121
					124	122
					125	123
					126	124
					127	125
					128	126
					129	127
					130	128
					131	129
					132	130
0094h	[7:0]	R/W	/ QPLL1_FBDIV	[7:0]	133	131
009411	[7.0]	IC/ VV		[7.0]	134	132
					135	133
					136	134
					137	135
					138	136
					139	137
					140	138
					141	139
					142	140
					143	141
					144	142
					145	143
					146	144
					147	145
					148	146
				149	147	
					150	148



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
				151	149	
					152	150
					153	151
				154	152	
					155	153
					156	154
					157	155
					158	156
					159	157
					16	14
					160	158
					17	15
					18	16
					19	17
					20	18
					21	19
0094h	[7:0]	R/W	QPLL1_FBDIV	[7:0]	22	20
009411	[7.0]	IC/ VV	VV QFEET_IBDIV	[7.0]	23	21
					24	22
					25	23
					26	24
					27	25
					28	26
					29	27
					30	28
					31	29
					32	30
					33	31
					34	32
					35	33
					36	34
					37	35
					38	36
					39	37



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
				40	38	
					41	39
					42	40
					43	41
					44	42
					45	43
					46	44
					47	45
					48	46
					49	47
					50	48
					51	49
					52	50
					53	51
					54	52
					55	53
0.0041	[7.0]	D ()A/	ODLI 1 FDDIV	[7.0]	56	54
0094h	[7:0]	R/W	R/W QPLL1_FBDIV	[7:0]	57	55
					58	56
					59	57
					60	58
					61	59
					62	60
					63	61
					64	62
					65	63
					66	64
					67	65
					68	66
					69	67
					70	68
					71	69
					72	70
				73	71	



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
				74	72	
					75	73
					76	74
					77	75
					78	76
					79	77
					80	78
					81	79
					82	80
					83	81
					84	82
					85	83
					86	84
0094h	[7:0]	R/W	QPLL1_FBDIV	[7:0]	87	85
					88	86
					89	87
					90	88
					91	89
					92	90
					93	91
					94	92
					95	93
					96	94
					97	95
					98	96
					99	97
0095h	[15:0]	R/W	QPLL1_CFG3	[15:0]	0-65535	0-65535
0096h	[9:0]	R/W	QPLL1_CP	[9:0]	0-1023	0-1023
0098h	[13]	R/W	SARC_SEL	[0]	0-1	0–1
0098h	[12]	R/W	SARC_ENB	[0]	0-1	0-1
			1			1



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					1	16
					10	7
					12	13
					16	14
					2	0
0098h	[11:7]	R/W	QPLL1_REFCLK_DIV	[4:0]	20	15
					3	1
					4	2
					5	3
					6	5
					8	6
0099h	[9:0]	R/W	QPLL1_LPF	[9:0]	0-1023	0-1023
009Ah	[15:0]	R/W	QPLL1_CFG1_G3	[15:0]	0-65535	0-65535
009Bh	[15:0]	R/W	QPLL1_CFG2_G3	[15:0]	0-65535	0-65535
009Ch	[9:0]	R/W	QPLL1_LPF_G3	[9:0]	0-1023	0-1023
009Dh	[15:0]	R/W	QPLL1_LOCK_CFG_G3	[15:0]	0-65535	0-65535
009Eh	[15:0]	R/W	RSVD_ATTR2	[15:0]	0-65535	0-65535
					100	98
					101	99
					102	100
					103	101
					104	102
					105	103
					106	104
009Fh	[15:8]	R/W	QPLL1_FBDIV_G3	[7:0]	107	105
					108	106
					109	107
					110	108
					111	109
					112	110
					113	111
					114	112



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					115	113
				116	114	
					117	115
					118	116
					119	117
					120	118
					121	119
					122	120
					123	121
					124	122
					125	123
					126	124
					127	125
				128	126	
					129	127
					130	128
009Fh	[1 E·0]	[15:8] R/W	V QPLL1_FBDIV_G3	[7:0]	131	129
009F11	[13.0]	IC/ VV		[7.0]	132	130
				133	131	
					134	132
					135	133
					136	134
					137	135
					138	136
					139	137
					140	138
					141	139
					142	140
					143	141
					144	142
					145	143
					146	144
					147	145
					148	146



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					149	147
					150	148
				151	149	
					152	150
					153	151
					154	152
					155	153
					156	154
					157	155
					158	156
					159	157
					16	14
					160	158
					17	15
					18	16
					19	17
009Fh	[15:8]	R/W	QPLL1_FBDIV_G3	[7:0]	20	18
009F11	[13.0]	IX/ VV	GLETTIPPIA-92	[7.0]	21	19
					22	20
				23	21	
					24	22
					25	23
					26	24
					27	25
					28	26
					29	27
					30	28
					31	29
					32	30
					33	31
					34	32
					35	33
					36	34
					37	35



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					38	36
					39	37
					40	38
					41	39
					42	40
					43	41
					44	42
					45	43
					46	44
					47	45
					48	46
					49	47
					50	48
					51	49
					52	50
					53	51
009Fh	[15:8]	R/W	QPLL1_FBDIV_G3	[7:0]	54	52
009F11	[13.0]			[7.0]	55	53
					56	54
					57	55
					58	56
					59	57
					60	58
					61	59
					62	60
					63	61
					64	62
					65	63
					66	64
					67	65
					68	66
					69	67
					70	68
					71	69



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					72	70
					73	71
					74	72
					75	73
					76	74
					77	75
					78	76
					79	77
				80	78	
					81	79
					82	80
					83	81
		01 0 0 0 0	QPLL1_FBDIV_G3		84	82
0.00-1	[1 [.0]			[7.0]	85	83
009Fh	[15:8]	R/W		[7:0]	86	84
					87	85
					88	86
					89	87
				90	88	
					91	89
					92	90
					93	91
					94	92
					95	93
					96	94
					97	95
					98	96
					99	97
009Fh	[3]	R/W	QPLL1_RATE_SW_USE_DRP	[0]	0-1	0-1
009Fh	[2]	R/W	QPLL1_PCI_EN	[0]	0-1	0-1
009Fh	[1:0]	R/W	RXRECCLKOUT1_SEL	[1:0]	0-3	0-3
00A0h	[15:0]	R/W	QPLL1_SDM_CFG0	[15:0]	0-65535	0-65535
00A1h	[15:0]	R/W	QPLL1_SDM_CFG1	[15:0]	0-65535	0-65535
00A2h	[15:0]	R/W	SDM1INITSEED0_0	[15:0]	0-65535	0-65535



Table C-1: DRP Map of GTHE4\_COMMON Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
00A3h	[8:0]	R/W	SDM1INITSEED0_1	[8:0]	0-511	0-511
00A4h	[15:0]	R/W	QPLL1_SDM_CFG2	[15:0]	0-65535	0-65535
00A5h	[9:0]	R/W	QPLL1_CP_G3	[9:0]	0-1023	0-1023
00A8h	[15:0]	R/W	A_SDM1DATA_LOW	[15:0]	0-65535	0-65535
00A9h	[15]	R/W	AEN_QPLL1_FBDIV	[0]	0-1	0-1
00A9h	[14]	R/W	AEN_SDM1TOGGLE	[0]	0-1	0-1
00A9h	[13]	R/W	A_SDM1TOGGLE	[0]	0-1	0-1
00A9h	[8:0]	R/W	A_SDM1DATA_HIGH	[8:0]	0-511	0-511
00ADh	[15:0]	R/W	RSVD_ATTR3	[15:0]	0-65535	0-65535
00B0h	[15:0]	R/W	QPLL1_CFG4	[15:0]	0-65535	0-65535

## **GTHE4\_CHANNEL Primitive DRP Address Map**

Table C-2 lists the DRP map of the GTHE4\_CHANNEL primitive sorted by address.

**Note:** The reserved bits should NOT be modified. Attributes that are not described explicitly are set automatically by the UltraScale FPGAs Transceivers Wizard. These attributes must be left at their defaults, except for use cases that explicitly request different values.

Table C-2: DRP Map of GTHE4\_CHANNEL Primitive

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0002h [0]	R/W	CDR SWAP MODE EN	[0]	0	0	
000211	0002h [0]	11/ 44	W CDR_SWAP_MODE_EN	[0]	1	1
0003h	[15:11]	R/W	RXBUFRESET_TIME	[4:0]	0-31	0-31
0003h	[10]	R/W	CFOK_PWRSVE_EN	[0]	0-1	0-1
00001	FO	EVE CCAN CWAD EN	101	0	0	
0003h	[9]	9] R/W	EYE_SCAN_SWAP_EN	[0]	1	1



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					128	8
					16	2
					160	9
0.0021	[0.5]	D //4/	RX DATA WIDTH	12.01	20	3
0003h	[8:5]	R/W	W KX_DATA_WIDTH	[3:0]	32	4
					40	5
					64	6
					80	7
0003h	[4:0]	R/W	RXCDRFREQRESET_TIME	[4:0]	0-31	0-31
0004h	[15:11]	R/W	RXCDRPHRESET_TIME	[4:0]	0-31	0-31
0004h	[10:8]	R/W	PCI3_RX_ELECIDLE_H2L_DISABLE	[2:0]	0–7	0–7
0004h	[7:1]	R/W	RXDFELPMRESET_TIME	[6:0]	0–127	0–127
0004h	[0]	R/W	RX_FABINT_USRCLK_FLOP	[0]	0–1	0–1
0005h	[15:11]	R/W	RXPMARESET_TIME	[4:0]	0-31	0-31
0005h	[10]	R/W	PCI3_RX_ELECIDLE_LP4_DISABLE	[0]	0–1	0-1
0005h	[9]	R/W	PCI3_RX_ELECIDLE_EI2_ENABLE	[0]	0-1	0-1
0005h	[8]	R/W	PCI3_RX_FIFO_DISABLE	[0]	0-1	0-1
0005h	[7:3]	R/W	RXPCSRESET_TIME	[4:0]	0-31	0-31
					SIGCFG_1	0
					SIGCFG_12	6
					SIGCFG_16	7
0005h	[2:0]	R/W	RXELECIDLE_CFG	[2:0]	SIGCFG_2	1
116000	[2.0]	r/ vv	KAELECIDLE_CFG	[2.0]	SIGCFG_3	2
					SIGCFG_4	3
					SIGCFG_6	4
					SIGCFG_8	5
0006h	[15:0]	R/W	RXDFE_HB_CFG1	[15:0]	0–65535	0-65535
0009h	[15:11]	R/W	TXPMARESET_TIME	[4:0]	0-31	0–31
0009h	[10]	R/W	RX_PMA_POWER_SAVE	[0]	0-1	0-1
0009h	[9]	R/W	TX_PMA_POWER_SAVE	[0]	0–1	0–1
0009h	[8]	R/W	SRSTMODE	[0]	0–1	0–1
0009h	[7:3]	R/W	TXPCSRESET_TIME	[4:0]	0-31	0–31



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					CROSSING	2
000Bh	[9:8]	R/W	RXPMACLK_SEL	[1:0]	DATA	0
					EYESCAN	1
000Bh	[4]	R/W	TX_FABINT_USRCLK_FLOP	[0]	0-1	0-1
					CPLL	2
000Ch	[11:10]	R/W	TX_PROGCLK_SEL	[1:0]	POSTPI	0
					PREPI	1
000Ch	[9:5]	R/W	RXISCANRESET_TIME	[4:0]	0-31	0-31
000Eh	[15:0]	R/W	RXCDR_CFG0	[15:0]	0-65535	0-65535
000Fh	[15:0]	R/W	RXCDR_CFG1	[15:0]	0-65535	0-65535
0010h	[15:0]	R/W	RXCDR_CFG2	[15:0]	0-65535	0–65535
0011h	[15:0]	R/W	RXCDR_CFG3	[15:0]	0-65535	0-65535
0012h	[15:0]	R/W	RXCDR_CFG4	[15:0]	0-65535	0-65535
0013h	[15:0]	R/W	RXCDR_LOCK_CFG0	[15:0]	0-65535	0-65535
					1	1
					10	10
					11	11
					12	12
					13	13
					14	14
0.01.41	[1 [.1 2]	D ()A/	CHAN BOND MAY CVEW	12.01	2	2
0014h	[15:12]	R/W	CHAN_BOND_MAX_SKEW	[3:0]	3	3
					4	4
					5	5
					6	6
					7	7
					8	8
					9	9
					1	0
0.01.41	[11.10]	D /\A/	CHAN BOND SEO LEM	[1.0]	2	1
0014h [11	[11:10]	R/W	CHAN_BOND_SEQ_LEN	[1:0]	3	2
					4	3
0014h	[9:0]	R/W	CHAN_BOND_SEQ_1_1	[9:0]	0–1023	0–1023
0015h	[15:10]	R/W	PCI3_RX_ELECIDLE_HI_COUNT	[5:0]	0–63	0–63



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding	
0015h	[9:0]	R/W	CHAN_BOND_SEQ_1_3	[9:0]	0–1023	0–1023	
0016h	[15:10]	R/W	PCI3_RX_ELECIDLE_H2L_COUNT	[5:0]	0–63	0–63	
0016h	[9:0]	R/W	CHAN_BOND_SEQ_1_4	[9:0]	0–1023	0–1023	
0017h	[15:10]	R/W	RX_BUFFER_CFG	[5:0]	0–63	0–63	
0017h	[9]	R/W	RX_DEFER_RESET_BUF_EN	[0]	FALSE	0	
001711	[9]	r/ vv	KX_DEFER_RESET_BUF_EN	[0]	TRUE	1	
0017h	[8:7]	R/W	OOBDIVCTL	[1:0]	0–3	0–3	
					FRST_SMPL	0	
00171	[C E]	[6:5]	R/W	PCI3_AUTO_REALIGN	[1:0]	OVR_1K_BLK	3
0017h	[6.5]	K/VV	T CIS_AUTO_REALIGN	[1.0]	OVR_64_BLK	2	
					OVR_8_BLK	1	
0017h	[4]	R/W	PCI3_PIPE_RX_ELECIDLE	[0]	0-1	0-1	
0018h	[15:12]	R/W	CHAN_BOND_SEQ_1_ENABLE	[3:0]	0–15	0–15	
0018h	[11:10]	R/W	PCI3_RX_ASYNC_EBUF_BYPASS	[1:0]	0–3	0-3	
0018h	[9:0]	R/W	CHAN_BOND_SEQ_2_1	[9:0]	0–1023	0–1023	
0019h	[9:0]	R/W	CHAN_BOND_SEQ_2_2	[9:0]	0–1023	0–1023	
001Ah	[9:0]	R/W	CHAN_BOND_SEQ_2_3	[9:0]	0–1023	0–1023	
001Bh	[9:0]	R/W	CHAN_BOND_SEQ_2_4	[9:0]	0–1023	0–1023	
001Ch	[15:12]	R/W	CHAN_BOND_SEQ_2_ENABLE	[3:0]	0–15	0–15	
0.01.01-	[11]	R/W	CHAN_BOND_SEQ_2_USE	[0]	FALSE	0	
001Ch	[11]	r/ VV	CHMIN_BOIND_3EQ_Z_U3E	[0]	TRUE	1	
001Ch	[6]	R/W	CIV COD WEED IDLE	[0]	FALSE	0	
001011	[O]	r/ vv	CLK_COR_KEEP_IDLE	[0]	TRUE	1	



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
			/W CLK_COR_MIN_LAT		17	17
					18	18
					19	19
0.04.61	[F 0]	D () A (		[F 0]	20	20
001Ch	[5:0]	R/W		[5:0]	21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					3	3
					30	30



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					4	4
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
0.01.01	[[.0]	D (M)	CLV COD MIN LAT	[[.0]	46	46
001Ch	[5:0]	R/W	CLK_COR_MIN_LAT	[5:0]	47	47
					48	48
					49	49
					5	5
					50	50
					51	51
					52	52
					53	53
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59
					6	6
					60	60
					61	61



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					62	62
					63	63
001Ch	[5:0]	R/W	CLK_COR_MIN_LAT	[5:0]	7	7
					8	8
					9	9
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					20	20
					21	21
					22	22
					23	23
001Dh	[15:10]	15:10] R/W	CLK_COR_MAX_LAT	[5:0]	24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					3	3
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					38	38
					39	39
					4	4
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					5	5
001Dh	[15:10]	R/W	CLK_COR_MAX_LAT	[5:0]	50	50
				51	51	
				52	52	
					53	53
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59
					6	6
					60	60
					7	7
					8	8
					9	9
00104	[0]	R/W	CLK_COR_PRECEDENCE	[0]	FALSE	0
001Dh	[9]	r/ VV	CLK_COK_FRECEDENCE	[0]	TRUE	1



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					0	0
					1	1
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					2	2
					20	20
			R/W CLK_COR_REPEAT_WAIT		21	21
001Dh	[8:4]	D /\\/		[4:0]	22	22
OOIDII	[6.4]	11/ 44		[4.0]	23	23
				24	24	
				25	25	
					26	26
					27	27
					28	28
					29	29
					3	3
					30	30
					31	31
					4	4
					5	5
					6	6
					7	7
					8	8
					9	9



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					1	0
0.0151	12.21	D ()A/	CLV COD CEO LEN	[1.0]	2	1
001Dh	Dh [3:2]	[3:2] R/W	CLK_COR_SEQ_LEN	[1:0]	3	2
					4	3
00151	[0]	D /\A/	CHAN DOND KEED ALICH	[0]	FALSE	0
001Dh	[0]	R/W	CHAN_BOND_KEEP_ALIGN	[0]	TRUE	1
001Eh	[9:0]	R/W	CLK_COR_SEQ_1_1	[9:0]	0-1023	0–1023
001Fh	[9:0]	R/W	CLK_COR_SEQ_1_2	[9:0]	0-1023	0–1023
0020h	[9:0]	R/W	CLK_COR_SEQ_1_3	[9:0]	0-1023	0–1023
0021h	[9:0]	R/W	CLK_COR_SEQ_1_4	[9:0]	0-1023	0–1023
0022h	[15:12]	R/W	CLK_COR_SEQ_1_ENABLE	[3:0]	0–15	0–15
0022h	[9:0]	R/W	CLK_COR_SEQ_2_1	[9:0]	0-1023	0–1023
0023h	[9:0]	R/W	CLK_COR_SEQ_2_2	[9:0]	0-1023	0–1023
0024h	[15:12]	R/W	CLK_COR_SEQ_2_ENABLE	[3:0]	0–15	0–15
0.00.41-	[11]	R/W	CLV COD CEO 3 LICE	[0]	FALSE	0
0024h	[11]	K/VV	CLK_COR_SEQ_2_USE	[0]	TRUE	1
00041	[10]		[0]	FALSE	0	
0024h	[10]	R/W	CLK_CORRECT_USE	[0]	TRUE	1
0024h	[9:0]	R/W	CLK_COR_SEQ_2_3	[9:0]	0-1023	0–1023
0025h	[9:0]	R/W	CLK_COR_SEQ_2_4	[9:0]	0-1023	0–1023
0026h	[15:0]	R/W	RXDFE_HE_CFG0	[15:0]	0-65535	0–65535
					1	1
0027h	[15:13]	R/W	ALIGN_COMMA_WORD	[2:0]	2	2
					4	4
0027h	[12]	R/W	ALIGN COMMA DOUBLE	[0]	FALSE	0
002/11	[12]	IN/ VV	ALIGN_COMMA_DOUBLE	[0]	TRUE	1
00071-	[11]	R/W	SHOW_REALIGN_COMMA	[0]	FALSE	0
0027h	[11]	r/ VV	SHOW_KEALIGIN_COMINIA	[0]	TRUE	1
0027h	[9:0]	R/W	ALIGN_COMMA_ENABLE	[9:0]	0-1023	0–1023



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					1	16
					10	7
					12	13
					16	14
					2	0
0028h	[15:8]	R/W	W CPLL_FBDIV	[7:0]	20	15
					3	1
					4	2
					5	3
					6	5
					8	6
0.0001	[7]	D ()A/	CDLL EDDIV 4E	[0]	4	0
0028h	[7]	R/W	CPLL_FBDIV_45	[0]	5	1
0028h	[3:0]	R/W	TXDRVBIAS_N	[3:0]	0–15	0–15
0029h	[15:0]	R/W	CPLL_LOCK_CFG	[15:0]	0–65535	0–65535
					1	16
				10	7	
					12	13
					16	14
					2	0
002Ah	[15:11]	R/W	CPLL_REFCLK_DIV	[4:0]	20	15
					3	1
					4	2
					5	3
					6	5
					8	6
					VCO_1500MHZ	1
00031-	[6.5]	D /\A/	SATA CDII CEC	[1:0]	VCO_3000MHZ	0
002Ah	[6:5]	R/W	SATA_CPLL_CFG		VCO_6000MHZ	3
					VCO_750MHZ	2
002Ah	[4:0]	R/W	A_TXDIFFCTRL	[4:0]	0-31	0-31



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					0	0
					1	1
					0	0
					1	1
0.000	[1 [.0]	D /\A/	CDLL INIT CECO	[1 [.0]	2	2
002Bh	[15:0]	R/W	CPLL_INIT_CFG0	[15:0]	3	3
					4	4
					5	5
					6	6
					7	7
0.00.01-	[1 []	D /\A/	DEC DOOMMA DETECT	[0]	FALSE	0
002Ch	[15]	R/W	DEC_PCOMMA_DETECT	[0]	TRUE	1
002Ch	[11:7]	R/W	TX_DIVRESET_TIME	[4:0]	0-31	0-31
002Ch	[6:2]	R/W	RX_DIVRESET_TIME	[4:0]	0-31	0-31
002Ch	[1]	R/W	A_TXPROGDIVRESET	[0]	0-1	0-1
002Ch	[0]	R/W	A_RXPROGDIVRESET	[0]	0-1	0-1
002Dh	[15:0]	R/W	RXCDR_LOCK_CFG1	[15:0]	0-65535	0–65535
002Eh	[15:0]	R/W	RXCFOK_CFG1	[15:0]	0-65535	0–65535
002Fh	[15:0]	R/W	RXDFE_H2_CFG0	[15:0]	0-65535	0–65535
0030h	[15:0]	R/W	RXDFE_H2_CFG1	[15:0]	0-65535	0–65535
0031h	[15:0]	R/W	RXCFOK_CFG2	[15:0]	0-65535	0–65535
0032h	[15:0]	R/W	RXLPM_CFG	[15:0]	0-65535	0–65535
0033h	[15:0]	R/W	RXLPM_KH_CFG0	[15:0]	0-65535	0-65535
0034h	[15:0]	R/W	RXLPM_KH_CFG1	[15:0]	0-65535	0-65535
0035h	[15:0]	R/W	RXDFELPM_KL_CFG0	[15:0]	0-65535	0-65535
0036h	[15:0]	R/W	RXDFELPM_KL_CFG1	[15:0]	0-65535	0–65535
0037h	[15:0]	R/W	RXLPM_OS_CFG0	[15:0]	0-65535	0-65535
0038h	[15:0]	R/W	RXLPM_OS_CFG1	[15:0]	0-65535	0-65535
0039h	[15:0]	R/W	RXLPM_GC_CFG	[15:0]	0-65535	0–65535
003Ah	[15:8]	R/W	DMONITOR_CFG1	[7:0]	0-255	0–255
003Ch	[15:10]	R/W	ES_CONTROL	[5:0]	0–63	0–63
00205	[0]	R/W	ES_ERRDET_EN	[0]	FALSE	0
003Ch	[9]	r/ VV	E2_EVVDE1_EIN	[0]	TRUE	1



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0.02.01-	[0]	R/W	TC TVT CCAN TN	[0]	FALSE	0
003Ch	[8]	K/VV	ES_EYE_SCAN_EN	[0]	TRUE	1
003Ch	[4:0]	R/W	ES_PRESCALE	[4:0]	0-31	0-31
003Dh	[15:0]	R/W	RXDFE_HC_CFG0	[15:0]	0-65535	0–65535
					0	0b1000000 00000000
					10	0b11100000 01100000
					100	0b11100000 01101111
					128	0b01100000 01001110
				132	0b11100010 00000110	
					16	0b11100000 01000010
				16.5	0b11100010 00011000	
					20	0b11100000 01100010
003Eh	[15:0]	[15:0] R/W TX_PROGDIV_CFG	[15:0]	32	0b11100000 01000110	
					33	0b11100010 00000000
					4	0b11100000 01011000
					40	0b11100000 01000111
					5	0b11100000 01111000
					64	0b11100000 01001110
					66	0b11100010 00000010
					8	0b11100000 01000000
					80	0b11100000 01001111
003Fh	[15:0]	R/W	ES_QUALIFIER0	[15:0]	0-65535	0–65535
0040h	[15:0]	R/W	ES_QUALIFIER1	[15:0]	0–65535	0–65535



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0041h	[15:0]	R/W	ES_QUALIFIER2	[15:0]	0–65535	0–65535
0042h	[15:0]	R/W	ES_QUALIFIER3	[15:0]	0-65535	0-65535
0043h	[15:0]	R/W	ES_QUALIFIER4	[15:0]	0-65535	0-65535
0044h	[15:0]	R/W	ES_QUAL_MASK0	[15:0]	0-65535	0–65535
0045h	[15:0]	R/W	ES_QUAL_MASK1	[15:0]	0-65535	0–65535
0046h	[15:0]	R/W	ES_QUAL_MASK2	[15:0]	0-65535	0–65535
0047h	[15:0]	R/W	ES_QUAL_MASK3	[15:0]	0-65535	0–65535
0048h	[15:0]	R/W	ES_QUAL_MASK4	[15:0]	0-65535	0–65535
0049h	[15:0]	R/W	ES_SDATA_MASK0	[15:0]	0-65535	0–65535
004Ah	[15:0]	R/W	ES_SDATA_MASK1	[15:0]	0-65535	0–65535
004Bh	[15:0]	R/W	ES_SDATA_MASK2	[15:0]	0-65535	0–65535
004Ch	[15:0]	R/W	ES_SDATA_MASK3	[15:0]	0-65535	0–65535
004Dh	[15:0]	R/W	ES_SDATA_MASK4	[15:0]	0-65535	0–65535
0.0.4.77	[4]	D /\A/	ETC LANE DECVEW EN	[0]	FALSE	0
004Eh	[4]	R/W	FTS_LANE_DESKEW_EN	[0]	TRUE	1
004Eh	[3:0]	R/W	FTS_DESKEW_SEQ_ENABLE	[3:0]	0–15	0–15
004Fh	[15:4]	R/W	ES_HORZ_OFFSET	[11:0]	0–4095	0–4095
004Fh	[3:0]	R/W	FTS_LANE_DESKEW_CFG	[3:0]	0–15	0–15
0050h	[15:0]	R/W	RXDFE_HC_CFG1	[15:0]	0–65535	0–65535
0052h	[10]	R/W	RX_EN_HI_LR	[0]	0–1	0-1
					0	0
					1	1
					2	2
0052h	[4.2]	R/W	RX_DFE_AGC_CFG1	[2:0]	3	3
005211	[4:2]	N/ VV	KX_DFE_AGC_CFG1	[2.0]	4	4
					5	5
					6	6
					7	7
0052h	[1:0]	R/W	RX_DFE_AGC_CFG0	[1:0]	0–3	0–3
0053h	[15:0]	R/W	RXDFE_CFG0	[15:0]	0–65535	0–65535
0054h	[15:0]	R/W	RXDFE_CFG1	[15:0]	0-65535	0–65535
0055h	[13]	R/W	LOCAL_MASTER	[0]	0-1	0-1
00554	[1 21	R/W	PCS_PCIE_EN	[0]	FALSE	0
0055h	[12]	r./ VV	rC3_rCIE_EIN	[0]	TRUE	1



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0055	[10]	R/W	ALIGN MCOMMA DET	[0]	FALSE	0
0055h	[10]	K/VV	ALIGN_MCOMMA_DET	[O]	TRUE	1
0055h	[9:0]	R/W	ALIGN_MCOMMA_VALUE	[9:0]	0–1023	0–1023
0056	[10]	R/W	ALIGN_PCOMMA_DET	[0]	FALSE	0
0056h	[10]	K/VV	ALIGN_PCOMINIA_DET	[O]	TRUE	1
0056h	[9:0]	R/W	ALIGN_PCOMMA_VALUE	[9:0]	0–1023	0–1023
0057h	[15:0]	R/W	TXDLY_LCFG	[15:0]	0–65535	0–65535
0058h	[15:0]	R/W	RXDFE_OS_CFG0	[15:0]	0–65535	0–65535
0059h	[15:0]	R/W	RXPHDLY_CFG	[15:0]	0–65535	0–65535
005Ah	[15:0]	R/W	RXDFE_OS_CFG1	[15:0]	0–65535	0–65535
005Bh	[15:0]	R/W	RXDLY_CFG	[15:0]	0–65535	0–65535
005Ch	[15:0]	R/W	RXDLY_LCFG	[15:0]	0–65535	0–65535
005Dh	[15:0]	R/W	RXDFE_HF_CFG0	[15:0]	0–65535	0–65535
005Eh	[15:0]	R/W	RXDFE_HD_CFG0	[15:0]	0–65535	0–65535
005Fh	[15:0]	R/W	RX_BIAS_CFG0	[15:0]	0–65535	0–65535
0060h	[15:0]	R/W	PCS_RSVD0	[15:0]	0–65535	0–65535
0061h	[15:11]	R/W	RXPH_MONITOR_SEL	[4:0]	0-31	0-31
0061h	[10]	R/W	RX_CM_BUF_PD	[0]	0	0
000111	[10]	FX/ VV	INT_CIMI_BOT_FD	[U]	1	1
0061h	[9:6]	R/W	RX_CM_BUF_CFG	[3:0]	0–15	0–15



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					0	0
					1	1
					10	10
					11	11
					12	12
					13	13
					14	14
0061h	[5:2]	R/W	RX_CM_TRIM	[3:0]	15	15
					2	2
					3	3
					4	4
					5	5
					6	6
					7	7
					8	8
0061h	[5:2]	R/W	RX_CM_TRIM	[3:0]	9	9
			RX_CM_SEL		0	0
0.0.611	[1.0]	D ()A/		[1.0]	1	1
0061h	[1:0]	R/W		[1:0]	2	2
					3	3
0062h	[14]	R/W	RX_SUM_DFETAPREP_EN	[0]	0-1	0-1
0.0.501	[12]	D ()A/	DV CUIA VCAA OVAAD	101	0	0
0062h	[13]	R/W	RX_SUM_VCM_OVWR	[0]	1	1
0062h	[12:9]	R/W	RX_SUM_IREF_TUNE	[3:0]	0–15	0–15
0062h	[6:3]	R/W	RX_SUM_VCMTUNE	[3:0]	0–15	0–15
0062h	[2:0]	R/W	RX_SUM_VREF_TUNE	[2:0]	0–7	0–7
0.0.621	[1 = ]	D (M)	CDCC DATA COURCE CEL	[0]	DECODED	1
0063h	[15]	R/W	CBCC_DATA_SOURCE_SEL	[0]	ENCODED	0
0.0.631	[1 4]	D //A/	OOR DWDLID	[0]	0	0
0063h	[14]	R/W	OOB_PWRUP	[0]	1	1
0063h	[13:5]	R/W	RXOOB_CFG	[8:0]	0-511	0-511



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					1	0
					16	4
0063h	[2:0]	R/W	RXOUT_DIV	[2:0]	2	1
					4	2
					8	3
					1	0
					10	9
				-	11	10
					12	11
					13	12
					14	13
0064h	[15:11]	R/W	RX_SIG_VALID_DLY	[4:0]	15	14
					16	15
					17	16
					18	17
					19	18
					2	1
					20	19



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					21	20
					22	21
					23	22
					24	23
					25	24
					26	25
					27	26
					28	27
					29	28
0064h	[15:11]	R/W	RX_SIG_VALID_DLY	[4:0]	3	2
					30	29
					31	30
			32	31		
					4	3
					5	4
					6	5
					7	6
					8	7
					9	8
					AUTO	1
0064h	[10:9]	R/W	RXSLIDE_MODE	[1:0]	OFF	0
000411	[10.9]	11/ 44	INSLIDE_MODE	[1.0]	PCS	2
					PMA	3
0064h	[8]	R/W	RXPRBS_ERR_LOOPBACK	[0]	0-1	0-1
					1	1
					10	10
					11	11
					12	12
0.0 € 41-	[7,4]	D /\A/	RXSLIDE_AUTO_WAIT	[2,0]	13	13
0064h	[7:4]	R/W	VV2FIDE WOLO MAIL	[3:0]	14	14
					15	15
					2	2
					3	3
					4	4



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					5	5
					6	6
0064h	1h [7:4]	R/W	RXSLIDE_AUTO_WAIT	[3:0]	7	7
					8	8
					9	9
0.0.6.41-	[2]	R/W	DVDIIC CNI	[0]	FALSE	0
0064h	[3]	K/VV	RXBUF_EN	[0]	TRUE	1
				RXDES	0	
0064h	[2:1]	R/W	RX_XCLK_SEL	[1:0]	RXPMA	2
					RXUSR	1
0.0.6.41	101	D ()A/	DVCEADDOV EN	501	FALSE	0
0064h	[0]	R/W	RXGEARBOX_EN	[0]	TRUE	1
				0	0	
					1	1
				10	10	
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
					17	17
00651	[1 [.1 0]	D ()A/	DVDIIF TUDECU OVELW	[5.0]	18	18
0065h	[15:10]	R/W	RXBUF_THRESH_OVFLW	[5:0]	19	19
					2	2
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					29	29
					3	3
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					4	4
					40	40
					41	41
					42	42
0065h	[15:10]	R/W	RXBUF_THRESH_OVFLW	[5:0]	43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					5	5
					50	50
					51	51
					52	52
					53	53
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					6	6
					60	60
					61	61
0065h [	[15:10]	R/W	RXBUF_THRESH_OVFLW	[E·O]	62	62
000511	[13.10]	N/ VV	KABUF_IHKESH_OVFLVV	[5:0]	63	63
					7	7
					8	8
					9	9
0065h	[9:0]	R/W	DMONITOR_CFG0	[9:0]	0-1023	0-1023
0066h	[1 []	R/W	RXBUF_THRESH_OVRD	[0]	FALSE	0
noon	[15]	r./ VV	TOUS ST _ THINESTI_OVIND	[0]	TRUE	1
0066h	[14]	R/W	RXBUF_RESET_ON_COMMAALIGN	[0]	FALSE	0
000011	[14]	IX/ VV	KABOT_KESET_ON_COMMARLIGIN	[0]	TRUE	1
0066h	[13]	R/W	RXBUF_RESET_ON_RATE_CHANGE	[0]	FALSE	0
000011	[13]	IX/ VV	KABUF_KESET_ON_KATE_CHANGE	[0]	TRUE	1
0066h	[1 2]	[12] R/W	V RXBUF_RESET_ON_CB_CHANGE	[0]	FALSE	0
000011	[12]	IX/ VV	KABOT_KESET_ON_CB_CHANGE	[0]	TRUE	1
					0	0
					1	1
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
0066h	[11:6]	R/W	RXBUF_THRESH_UNDFLW	[5:0]	16	16
					17	17
					18	18
					19	19
					2	2
					20	20
					21	21
					22	22
					23	23



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					3	3
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
			RXBUF_THRESH_UNDFLW		38	38
0066h	[11:6]	R/W		[5:0]	39	39
000011	[11.0]			[5.0] - -	4	4
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					5	5
					50	50
					51	51
					52	52
					53	53
					54	54



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					55	55
					56	56
					57	57
					58	58
			./W RXBUF_THRESH_UNDFLW		59	59
					6	6
0066h	[11:6]	R/W		[5:0]	60	60
					61	61
					62	62
					63	63
					7	7
					8	8
					9	9
0.0.6.61		[5] R/W	DV CLIMALIV FAL	[0]	0	0
0066h	0066h [5]	K/VV	RX_CLKMUX_EN	[0]	1	1
0.0.6.61	[4]	D ()A/	DV DICDEDD CEO MATCH	[0]	FALSE	0
0066h	[4]	R/W	RX_DISPERR_SEQ_MATCH	[0]	TRUE	1
0066h	[3:2]	R/W	RX_WIDEMODE_CDR	[1:0]	0–3	0–3
		R/W RX_INT_DATAWIDTH		0	0	
0066h	[1:0]		RX_INT_DATAWIDTH	[1:0]	1	1
					2	2
0067h	[15:12]	R/W	RXBUF_EIDLE_HI_CNT	[3:0]	0–15	0–15
0067h	[11]	R/W	RXCDR_HOLD_DURING_EIDLE	[0]	0-1	0-1
0067h	[10]	R/W	RX_DFE_LPM_HOLD_DURING _EIDLE	[0]	0-1	0–1
0067h	[9:8]	R/W	RX_WIDEMODE_CDR_GEN3	[1:0]	0-3	0–3
0067h	[7:4]	R/W	RXBUF_EIDLE_LO_CNT	[3:0]	0–15	0–15
0.0.651	[2]	D (M)	DVDUE DECET ON FIDE	[0]	FALSE	0
0067h	[3]	R/W	RXBUF_RESET_ON_EIDLE	[0]	TRUE	1
0067h	[2]	R/W	RXCDR_FR_RESET_ON_EIDLE	[0]	0-1	0-1
0067h	[1]	R/W	RXCDR_PH_RESET_ON_EIDLE	[0]	0-1	0-1
0.0.671	[0]	D /\A/	DVDIIC ADDD MODE	[0]	FAST	1
0067h	[0]	R/W	RXBUF_ADDR_MODE	[0]	FULL	0
0068h	[15:13]	R/W	SATA_BURST_VAL	[2:0]	0–7	0–7



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0068h	[10]	R/W	SAS_12G_MODE	[0]	0–1	0-1
0068h	[9]	R/W	USB_TXIDLE_TUNE_ENABLE	[0]	0–1	0-1
0068h	[8]	R/W	USB_RXIDLE_P0_CTRL	[0]	0-1	0-1
0068h	[7:4]	R/W	SATA_BURST_SEQ_LEN	[3:0]	0–15	0–15
0068h	[2:0]	R/W	SATA_EIDLE_VAL	[2:0]	0–7	0–7
					1	1
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					2	2
					20	20
					21	21
0069h	[15:9]	R/W	USB_POLL_SATA_MIN_BURST	[6:0]	22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					3	3
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					36	36
					37	37
					38	38
					39	39
					4	4
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
0.0.601	[1 [.0]	D ()A/	USB_POLL_SATA_MIN_BURST	[6.0]	5	5
0069h	[15:9]	R/W		[6:0]	50	50
					51	51
					52	52
					53	53
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59
					6	6
					60	60
				61	61	
					7	7
					8	8
					9	9
0069h	[8:7]	R/W	RX_WIDEMODE_CDR_GEN4	[1:0]	0-3	0–3



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					1	1
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					2	2
					20	20
					21	21
					22	22
					23	23
0069h	[6:0]	R/W	USB_U2_SAS_MIN_COM	[6:0]	24	24
000911	[0.0]	N/W O3B_O2_3A3_IVIIIN_COIVI	[0.0]	25	25	
					26	26
				27	27	
				28	28	
					29	29
					3	3
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					4	4



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
				[6:0]	40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					5	5
					50	50
					51	51
				52	52	
0069h	[6:0]	R/W	USB_U2_SAS_MIN_COM		53	53
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59
					6	6
					60	60
					61	61
					62	62
					63	63
					7	7
					8	8
					9	9
					1	1
					10	10
006Ah	[15:9]	R/W	USB_PING_SATA_MIN_INIT	[6:0]	11	11
					12	12
					13	13



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					2	2
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
006Ah	[15:9]	R/W	USB_PING_SATA_MIN_INIT	[6:0]	29	29
IIAduu	[13.9]	r/ vv	N/W USB_FING_SATA_WIN_INIT	[6.0]	3	3
					30	30
				31	31	
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					4	4
					40	40
					41	41
					42	42
					43	43
					44	44



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					45	45
					46	46
					47	47
					48	48
					49	49
					5	5
					50	50
					51	51
					52	52
					53	53
			USB_PING_SATA_MIN_INIT		54	54
006Ah	[15:9]	R/W		[6:0]	55	55
UUUAII	006Ah [15:9]	15.9] K/W		[0.0]	56	56
					57	57
					58	58
					59	59
					6	6
					60	60
					61	61
					62	62
					63	63
					7	7
					8	8
					9	9
					1	1
					10	10
					11	11
					12	12
0 0 C 7 h	16.01	R/W	LICD LI1 CATA MINI WAVE	[6:0]	13	13
006Ah	[6:0]	r./ <b>VV</b>	USB_U1_SATA_MIN_WAKE	[6:0]	14	14
					15	15
					16	16
					17	17
					18	18



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					19	19
					2	2
					20	20
					21	21
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					3	3
					30	30
					31	31
			USB_U1_SATA_MIN_WAKE		32	32
006Ah	[6:0]	R/W		[6:0]	33	33
UUbAn	[0.0]	O.OJ NYW OSB_OI_SATA_IMIN_WAKE	[6.0]	34	34	
				35	35	
				36	36	
					37	37
				38	38	
				39	39	
					4	4
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					5	5
					50	50
					51	51
					52	52
					53	53
					54	54
					55	55
					56	56
					57	57
006Ah	[6:0]	R/W	USB_U1_SATA_MIN_WAKE	[6:0]	58	58
					59	59
					6	6
					60	60
					61	61
					62	62
					63	63
					7	7
					8	8
					9	9
					1	1
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
006Bh	[15:9]	R/W	USB_POLL_SATA_MAX_BURST	[6:0]	16	16
					17	17
					18	18
					19	19
					2	2
					20	20
					21	21
					22	22



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					3	3
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
			USB_POLL_SATA_MAX_BURST		37	37
006Bh	[15:9]	R/W		[6:0]	38	38
006BU	[15.9]	IVW USB_FOLE_SATA_WAA_BORST	[6.0]	39	39	
			_	4	4	
				40	40	
				41	41	
				42	42	
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					5	5
					50	50
					51	51
					52	52
					53	53



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59
006Bh	[15:9]	R/W	USB_POLL_SATA_MAX_BURST	[6:0]	6	6
000011	[13.9]	IX/ VV	OSD_FOLL_SATA_WAX_BORST	[0.0]	60	60
					61	61
					62	62
					63	63
					7	7
					8	8
					9	9
					1	1
					10	10
					100	100
					101	101
					102	102
					103	103
					104	104
					105	105
					106	106
006Bh	[6:0]	R/W	USB_U2_SAS_MAX_COM	[6:0]	107	107
3 3 3 5 11	[0.0]	, **	22222.3	[0.0]	108	108
					109	109
					11	11
					110	110
					111	111
					112	112
					113	113
					114	114
					115	115
					116	116



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					117	117
					118	118
					119	119
					12	12
					120	120
					121	121
					122	122
					123	123
					124	124
					125	125
					126	126
					127	127
					13	13
					14	14
					15	15
			USB_U2_SAS_MAX_COM		16	16
0.0 CD1	[C.O]	R/W		[6.0]	17	17
006Bh	[6:0]	N/W USB_UZ_SAS_IVIAX_COIVI	O2R_O5_2A2_MAX_COM	[6:0]	18	18
				19	19	
				2	2	
					20	20
				21	21	
					22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					3	3
					30	30
					31	31
					32	32



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					4	4
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
0.0 CD1	[C.0]	D (M)	LICE III CAC MAY COM	[6.0]	48	48
006Bh	[6:0]	R/W USB_U2_SAS_MAX_COM	[6:0]	49	49	
					5	5
					50	50
					51	51
				52	52	
					53	53
					54	54
					55	55
					56	56
					57	57
					58	58
					59	59
					6	6
					60	60
					61	61
					62	62
					63	63



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					64	64
					65	65
					66	66
					67	67
					68	68
					69	69
					7	7
					70	70
					71	71
					72	72
					73	73
					74	74
					75	75
					76	76
					77	77
			USB_U2_SAS_MAX_COM		78	78
006Bh	[6:0]	R/W		[6:0]	79	79
006BU	[0.0]		USB_UZ_SAS_IVIAX_COIVI	[6.0]	8	8
					80	80
					81	81
					82	82
					83	83
					84	84
					85	85
					86	86
					87	87
					88	88
					89	89
					9	9
					90	90
					91	91
					92	92
					93	93
					94	94



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					95	95
					96	96
006Bh	[6:0]	R/W	USB_U2_SAS_MAX_COM	[6:0]	97	97
					98	98
					99	99
					1	1
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					2	2
					20	20
					21	21
006Ch	[15:9]	R/W	USB_PING_SATA_MAX_INIT	[6:0]	22	22
					23	23
					24	24
					25	25
					26	26
					27	27
					28	28
					29	29
					3	3
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					36	36
					37	37
					38	38
					39	39
					4	4
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					5	5
0.0.6.01	[1 [.0]	R/W	USB_PING_SATA_MAX_INIT	10.01	50	50
006Ch	[15:9]	N/W USB_FING_SATA_MAX_INIT	O2P_blug_2A1A_MAX_INI1	[6:0]	51	51
				52	52	
					53	53
					54	54
				55	55	
					56	56
					57	57
					58	58
					59	59
					6	6
					60	60
					61	61
					62	62
					63	63
					7	7
					8	8
					9	9



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					1	1
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
					17	17
					18	18
					19	19
					2	2
					20	20
					21	21
					22	22
					23	23
006Ch	[6:0]	R/W	USB_U1_SATA_MAX_WAKE	[6:0]	24	24
006Cn	[0.0]	K/VV	R/W USB_UI_SATA_WAX_WAKE	[6.0]	25	25
				-	26	26
					27	27
					28	28
					29	29
					3	3
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
				_	37	37
					38	38
					39	39
					4	4



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					40	40
					41	41
					42	42
					43	43
					44	44
					45	45
					46	46
					47	47
					48	48
					49	49
					5	5
					50	50
					51	51
					52	52
006Ch	[6:0]	R/W	USB_U1_SATA_MAX_WAKE	[6:0]	53	53
					54	54
					55	55
					56	56
					57	57
				_	58	58
					59	59
					6	6
					60	60
					61	61
					62	62
					63	63
					7	7
					8	8
					9	9



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					1	0
					10	9
					11	10
					12	11
					13	12
					14	13
					15	14
					16	15
					17	16
					18	17
					19	18
					2	1
					20	19
					21	20
					22	21
	[7.0]	D 044	DV CLIVOE DVV	[4.0]	23	22
006Dh	[7:3]	R/W	RX_CLK25_DIV	[4:0]	24	23
				25	24	
					26	25
					27	26
				28	27	
					29	28
					3	2
					30	29
					31	30
					32	31
					4	3
					5	4
					6	5
					7	6
				8	7	
					9	8
006Eh	[15:0]	R/W	TXPHDLY_CFG0	[15:0]	0-65535	0-65535
006Fh	[15:0]	R/W	TXPHDLY_CFG1	[15:0]	0-65535	0–65535



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0070h	[15:0]	R/W	TXDLY_CFG	[15:0]	0–65535	0–65535
0071h	[6:2]	R/W	TXPH_MONITOR_SEL	[4:0]	0-31	0-31
0071h	[1:0]	R/W	TAPDLY_SET_TX	[1:0]	0-3	0-3
0072h	[15:0]	R/W	RXCDR_LOCK_CFG2	[15:0]	0–65535	0–65535
0073h	[15:0]	R/W	TXPH_CFG	[15:0]	0–65535	0–65535
0074h	[14:0]	R/W	TERM_RCAL_CFG	[14:0]	0-32767	0-32767
0075h	[15:0]	R/W	RXDFE_HF_CFG1	[15:0]	0–65535	0–65535
0076h	[15:4]	R/W	PD_TRANS_TIME_FROM_P2	[11:0]	0–4095	0–4095
0076h	[3:1]	R/W	TERM_RCAL_OVRD	[2:0]	0–7	0–7
0077h	[15:8]	R/W	PD_TRANS_TIME_NONE_P2	[7:0]	0–255	0–255
0077h	[7:0]	R/W	PD_TRANS_TIME_TO_P2	[7:0]	0–255	0–255
0078h	[15:8]	R/W	TRANS_TIME_RATE	[7:0]	0–255	0–255
0079h	[15:8]	R/W	TST_RSV0	[7:0]	0–255	0–255
0079h	[7:0]	R/W	TST_RSV1	[7:0]	0–255	0–255



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					1	0
					10	9
					11	10
					12	11
					13	12
					14	13
					15	14
					16	15
					17	16
					18	17
					19	18
					2	1
					20	19
					21	20
					22	21
0.0771	[1 [.11]	R/W	TV CLK3F DIV	[4.0]	23	22
007Ah	[15:11]	I IV VV IX_CER25_DIV	TX_CLK25_DIV	[4:0]	24	23
					25	24
					26	25
					27	26
					28	27
					29	28
					3	2
					30	29
					31	30
					32	31
					4	3
					5	4
					6	5
					7	6
					8	7
					9	8
007Ah	[10]	R/W	TX_XCLK_SEL	[0]	TXOUT	0
UU/AII	[10]	r./ VV	IN_ACEN_SEE	[0]	TXUSR	1



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					128	8
					16	2
					160	9
0.07-1	12.01		TV DATA MIDTH	12.01	20	3
007Ah	[3:0]	R/W	TX_DATA_WIDTH	[3:0]	32	4
					40	5
					64	6
					80	7
007Bh	[15:10]	R/W	TX_DEEMPH0	[5:0]	0-63	0–63
007Bh	[7:2]	R/W	TX_DEEMPH1	[5:0]	0-63	0–63
007Ch	[14]	R/W	TX_MAINCURSOR_SEL	[0]	0-1	0-1
0.07.61-	0.500	R/W	TXGEARBOX_EN	[0]	FALSE	0
007Ch	[13]	K/VV	IAGEARDOX_EN	[0]	TRUE	1
					1	0
					16	4
007Ch	[10:8]	:8] R/W 1	TXOUT_DIV	[2:0]	2	1
					4	2
					8	3
0.07.61-	[7]	R/W	TXBUF_EN	[0]	FALSE	0
007Ch	[7]	K/VV	IXDUF_EIN	[0]	TRUE	1
007Ch	[6]	R/W	TXBUF_RESET_ON_RATE_CHANGE	[0]	FALSE	0
007CH	[0]	r/ vv	INDUF_RESET_ON_RATE_CHANGE	[0]	TRUE	1
007Ch	[5:3]	R/W	TX_RXDETECT_REF	[2:0]	0	0
					1	1
					2	2
					3	3
007Ch	[5:3]	R/W	TX_RXDETECT_REF	[2:0]	4	4
					5	5
					6	6
					7	7
007Ch	[2]	R/W	TXFIFO_ADDR_CFG	[0]	HIGH	1
00/01	[4]	11/ 44	INTIO_ADDI\_CrG	[0]	LOW	0



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					0	0
0.05.61	[1.0]	D ()A/	TV CVAL NAFA C	[1.0]	1	1
007Ch [1:0]	:0] R/W	TX_SW_MEAS	[1:0]	2	2	
					3	3
007Dh	[15:2]	R/W	TX_RXDETECT_CFG	[13:0]	0-16383	0-16383
0.07.71	[1.5]	D /\A/	TV CLIMALIV FNI	[0]	0	0
007Eh	[15]	R/W	TX_CLKMUX_EN	[0]	1	1
0.0551	[1.4]	D ()A/	TV LOODBACK DRIVE HIT	[0]	FALSE	0
007Eh	[14]	R/W	TX_LOOPBACK_DRIVE_HIZ	[0]	TRUE	1
					DIRECT	0
007Eh	[12:8]	12:8] R/W	TX_DRIVE_MODE	[4:0]	PIPE	1
					PIPEGEN3	2
007Eh	[7:5]	R/W	TX_EIDLE_ASSERT_DELAY	[2:0]	0–7	0–7
007Eh	[4:2]	R/W	TX_EIDLE_DEASSERT_DELAY	[2:0]	0–7	0–7
007Fh	[15:9]	R/W	TX_MARGIN_FULL_0	[6:0]	0–127	0–127
007Fh	[7:1]	R/W	TX_MARGIN_FULL_1	[6:0]	0–127	0–127
0080h	[15:9]	R/W	TX_MARGIN_FULL_2	[6:0]	0–127	0–127
0080h	[7:1]	R/W	TX_MARGIN_FULL_3	[6:0]	0–127	0–127
0081h	[15:9]	R/W	TX_MARGIN_FULL_4	[6:0]	0–127	0–127
0081h	[7:1]	R/W	TX_MARGIN_LOW_0	[6:0]	0–127	0–127
0082h	[15:9]	R/W	TX_MARGIN_LOW_1	[6:0]	0–127	0–127
0082h	[7:1]	R/W	TX_MARGIN_LOW_2	[6:0]	0-127	0–127
0083h	[15:9]	R/W	TX_MARGIN_LOW_3	[6:0]	0–127	0–127
0083h	[7:1]	R/W	TX_MARGIN_LOW_4	[6:0]	0–127	0–127
0084h	[15:0]	R/W	RXDFE_HD_CFG1	[15:0]	0-65535	0-65535
0085h	[12]	R/W	TX_QPI_STATUS_EN	[0]	0-1	0-1
					0	0
0085h	[11:10]	[11:10] R/W	TX_INT_DATAWIDTH	[1:0]	1	1
					2	2



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					100	100
					101	101
					102	102
					103	103
					104	104
					105	105
					106	106
					107	107
					108	108
					109	109
					110	110
					111	111
					112	112
					113	113
0089h	[7:0]	R/W	RXPRBS_LINKACQ_CNT	[7:0]	114	114
000911	[7.0]	IX/ VV	R/W RAPRBS_LINNACQ_CINT	[7.0]	115	115
					116	116
					117	117
					118	118
					119	119
					120	120
					121	121
					122	122
					123	123
					124	124
					125	125
					126	126
					127	127
					128	128
					129	129



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					130	130
					131	131
					132	132
					133	133
					134	134
					135	135
					136	136
					137	137
					138	138
					139	139
					140	140
					141	141
					142	142
					143	143
					144	144
					145	145
0.0.001	[7.0]	D /\A/	DVDDDC LINUX CO CNIT	[7.0]	146	146
0089h	[7:0]	R/W	RXPRBS_LINKACQ_CNT	[7:0]	147	147
					148	148
					149	149
					15	15
					150	150
					151	151
					152	152
					153	153
					154	154
					155	155
					156	156
					157	157
					158	158
					159	159
					16	16
					160	160
					161	161



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					162	162
					163	163
					164	164
					165	165
					166	166
					167	167
					168	168
					169	169
					17	17
					170	170
					171	171
					172	172
					173	173
					174	174
					175	175
					176	176
0089h	[7:0]	D /\A/	R/W RXPRBS_LINKACQ_CNT	[7:0]	177	177
008911	[7.0]	N/ VV		[7.0]	178	178
				179	179	
					18	18
				180	180	
					181	181
					182	182
					183	183
					184	184
					185	185
					186	186
					187	187
					188	188
					189	189
					19	19
					190	190
					191	191
					192	192



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					193	193
					194	194
					195	195
					196	196
					197	197
					198	198
					199	199
					20	20
					200	200
					201	201
					202	202
					203	203
					204	204
					205	205
					206	206
					207	207
0.0.001	[7.0]	D (M)	R/W RXPRBS_LINKACQ_CNT	[7.0]	208	208
0089h	[7:0]	K/VV		[7:0]	209	209
					21	21
				210	210	
				211	211	
					212	212
					213	213
					214	214
					215	215
					216	216
					217	217
					218	218
					219	219
					22	22
					220	220
					221	221
					222	222
					223	223



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					224	224
					225	225
					226	226
					227	227
					228	228
					229	229
					23	23
					230	230
					231	231
					232	232
					233	233
					234	234
					235	235
					236	236
					237	237
					238	238
0089h	[7:0]	D /\A/	R/W RXPRBS_LINKACQ_CNT	[7:0]	239	239
0089n	[7:0]	K/VV		[7:0]	24	24
					240	240
				241	241	
				242	242	
					243	243
					244	244
					245	245
					246	246
					247	247
					248	248
					249	249
					25	25
					250	250
					251	251
					252	252
					253	253
					254	254



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					255	255
					26	26
					27	27
					28	28
					29	29
					30	30
					31	31
					32	32
					33	33
					34	34
					35	35
					36	36
					37	37
					38	38
					39	39
					40	40
0089h	[7:0]	R/W	RXPRBS_LINKACQ_CNT	[7:0]	41	41
008911	[7.0]	r/ vv	KAPABS_LIINKACQ_CIVI	[7.0]	42	42
					43	43
				44	44	
					45	45
					46	46
					47	47
					48	48
					49	49
					50	50
					51	51
					52	52
					53	53
					54	54
					55	55
					56	56
					57	57
					58	58



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					59	59
					60	60
					61	61
					62	62
					63	63
					64	64
					65	65
					66	66
					67	67
					68	68
					69	69
					70	70
					71	71
					72	72
					73	73
					74	74
0089h	[7:0]	R/W	RXPRBS_LINKACQ_CNT	[7:0]	75	75
0089N	[7.0]	K/VV	IVW IXFRBS_LINKACQ_CIVI	[7.0]	76	76
				77	77	
					78	78
					79	79
					80	80
					81	81
					82	82
					83	83
					84	84
					85	85
					86	86
					87	87
					88	88
					89	89
					90	90
					91	91
					92	92



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					93	93
					94	94
		D] R/W RXPRBS_LINKACQ_CNT			95	95
0089h	[7:0]		RXPRBS_LINKACQ_CNT	[7:0]	96	96
					97	97
				98	98	
				99	99	
008Ah	[15]	R/W	TX_PMADATA_OPT	[0]	0-1	0-1
008Ah	[14]	R/W	RXSYNC_OVRD	[0]	0-1	0-1
008Ah	[13]	R/W	TXSYNC_OVRD	[0]	0-1	0-1
008Ah	[12]	R/W	TX_IDLE_DATA_ZERO	[0]	0–1	0-1
008Ah	[11]	R/W	A_RXOSCALRESET	[0]	0-1	0-1
	[1.0]	D 04/	DVOOD CLY CEC	501	FABRIC	1
008Ah	008Ah [10]	R/W	RXOOB_CLK_CFG	[0]	PMA	0
008Ah	[9]	R/W	TXSYNC_SKIP_DA	[0]	0–1	0-1
008Ah	[8]	R/W	RXSYNC_SKIP_DA	[0]	0–1	0-1
008Ah	[4:0]	R/W	RXOSCALRESET_TIME	[4:0]	0-31	0-31
008Bh	[10]	R/W	TXSYNC_MULTILANE	[0]	0-1	0-1
008Bh	[9]	R/W	RXSYNC_MULTILANE	[0]	0-1	0-1
008Bh	[7:0]	R/W	RX_CTLE3_LPF	[7:0]	0–255	0–255
008Ch	[15]	R/W	ACJTAG_MODE	[0]	0-1	0-1
008Ch	[14]	R/W	ACJTAG_DEBUG_MODE	[0]	0-1	0-1
008Ch	[13]	R/W	ACJTAG_RESET	[0]	0–1	0-1
008Ch	[12]	R/W	RESET_POWERSAVE_DISABLE	[0]	0-1	0-1
					0	0
	raa a 01	D 04/	DV TUNE ASS OF	[1 0]	1	1
008Ch	[11:10]	R/W	RX_TUNE_AFE_OS	[1:0]	2	2
					3	3
008Ch	[9:8]	R/W	RX_DFE_KL_LPM_KL_CFG0	[1:0]	0–3	0–3
					0	0
					1	1
008Ch	[7:5]	[7:5] R/W	RX_DFE_KL_LPM_KL_CFG1	[2:0]	2	2
					3	3
					4	4



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					5	5
008Ch	[7:5]	R/W	RX_DFE_KL_LPM_KL_CFG1	[2:0]	6	6
					7	7
008Dh	[15:0]	R/W	RXDFELPM_KL_CFG2	[15:0]	0-65535	0-65535
008Eh	[15:0]	R/W	RXDFE_VP_CFG0	[15:0]	0-65535	0-65535
008Fh	[15:0]	R/W	RXDFE_VP_CFG1	[15:0]	0-65535	0-65535
0090h	[15:0]	R/W	RXDFE_UT_CFG1	[15:0]	0-65535	0-65535
0091h	[15:0]	R/W	ADAPT_CFG0	[15:0]	0-65535	0-65535
0092h	[15:0]	R/W	ADAPT_CFG1	[15:0]	0-65535	0-65535
0093h	[15:0]	R/W	RXCFOK_CFG0	[15:0]	0-65535	0-65535
00041 [11]	[11] R/W	EC CLIK DUIACE CEL	[0]	0	0	
0094h	[11]	R/W	ES_CLK_PHASE_SEL	[0]	1	1
0094h	[10]	R/W	USE_PCS_CLK_PHASE_SEL	[0]	0-1	0-1
0094h	[9]	R/W	SAMPLE_CLK_PHASE	[0]	0-1	0-1
0095h	[15:0]	R/W	TX_PMA_RSV0	[15:0]	0-65535	0-65535
0097h	[12]	R/W	RX_AFE_CM_EN	[0]	0-1	0-1
0.0051	[11]	D 04/	DV CAREE CARC END	[0]	0	0
0097h	[11]	R/W	RX_CAPFF_SARC_ENB	[0]	1	1
0097h	[10]	R/W	RX_EYESCAN_VS_NEG_DIR	[0]	0-1	0-1
00071	101	D ()A/	DV EVECCAN VC LIT CICAL	[0]	0	0
0097h	[9]	R/W	RX_EYESCAN_VS_UT_SIGN	[0]	1	1
0097h	[8:2]	R/W	RX_EYESCAN_VS_CODE	[6:0]	0–127	0-127
0097h	[1:0]	R/W	RX_EYESCAN_VS_RANGE	[1:0]	0-3	0-3
0098h	[15:0]	R/W	RXDFE_HE_CFG1	[15:0]	0-65535	0-65535
0099h	[15:11]	R/W	GEARBOX_MODE	[4:0]	0-31	0-31
0099h	[10:8]	R/W	TXPI_SYNFREQ_PPM	[2:0]	0–7	0-7
0.0001	.71	D ()A/	TVDI DDMCI V CEI	[0]	TXUSRCLK	0
0099h	[7]	R/W	TXPI_PPMCLK_SEL	[0]	TXUSRCLK2	1
0099h	[6]	R/W	TXPI_INVSTROBE_SEL	[0]	0-1	0-1
0099h	[5]	R/W	TXPI_GRAY_SEL	[0]	0-1	0-1
0099h	[3]	R/W	TXPI_LPM	[0]	0-1	0-1
0099h	[2]	R/W	TXPI_VREFSEL	[0]	0-1	0-1
009Ah	[7:0]	R/W	TXPI_PPM_CFG	[7:0]	0–255	0-255



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
	[15]	R/W	RX_DFELPM_KLKH_AGC_STUP_EN	[0]	0-1	0-1
					0	0
					1	1
					10	10
					11	11
					12	12
					13	13
					14	14
	[1 /1.11]	D /\A/	DV DELIDM CECO	12.01	15	15
	[14:11]	R/W	RX_DFELPM_CFG0	[3:0]	2	2
					3	3
					4	4
					5	5
					6	6
					7	7
009Bh					8	8
					9	9
	[10]	R/W	RX_DFELPM_CFG1	[0]	0	0
	[10]	r/ vv	KY_DLETLINI_CLQ1	[0]	1	1
					0	0
	[9:8]	R/W	RX_DFE_KL_LPM_KH_CFG0	[1:0]	1	1
	[9.6]	r/ vv	KA_Dre_KL_LPWI_KH_CPG0	[1:0]	2	2
					3	3
					0	0
					1	1
					2	2
	[7.5]	R/W	DV DEE VI IDM VII CEC1	[2.0]	3	3
	[7:5]	r/ vv	RX_DFE_KL_LPM_KH_CFG1	[2:0]	4	4
					5	5
					6	6
					7	7
009Ch	[12:11]	R/W	TXPI_CFG0	[1:0]	0–3	0–3
009Ch	[10:9]	R/W	TXPI_CFG1	[1:0]	0–3	0–3
009Ch	[8:7]	R/W	TXPI_CFG2	[1:0]	0-3	0-3



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
009Ch	[6]	R/W	TXPI_CFG3	[0]	0–1	0-1
009Ch	[5]	R/W	TXPI_CFG4	[0]	0-1	0-1
009Ch	[4:2]	R/W	TXPI_CFG5	[2:0]	0–7	0–7
009Dh	[15:0]	R/W	RXPI_CFG0	[15:0]	0-65535	0-65535
009Eh	[15:0]	R/W	RXDFE_UT_CFG0	[15:0]	0-65535	0-65535
009Fh	[15:0]	R/W	RXDFE_GC_CFG0	[15:0]	0-65535	0-65535
00A0h	[15:0]	R/W	RXDFE_GC_CFG1	[15:0]	0-65535	0-65535
00A1h	[15:0]	R/W	RXDFE_GC_CFG2	[15:0]	0-65535	0-65535
00A2h	[15:0]	R/W	RXCDR_CFG0_GEN3	[15:0]	0-65535	0-65535
00A3h	[15:0]	R/W	RXCDR_CFG1_GEN3	[15:0]	0-65535	0-65535
00A4h	[15:0]	R/W	RXCDR_CFG2_GEN3	[15:0]	0-65535	0-65535
00A5h	[15:0]	R/W	RXCDR_CFG3_GEN3	[15:0]	0-65535	0-65535
00A6h	[15:0]	R/W	RXCDR_CFG4_GEN3	[15:0]	0-65535	0-65535
00A7h	[15:0]	R/W	RXCDR_CFG5_GEN3	[15:0]	0-65535	0-65535
00A8h	[15:0]	R/W	RXCDR_CFG5	[15:0]	0-65535	0-65535
00A9h	[15:0]	R/W	PCIE_RXPMA_CFG	[15:0]	0-65535	0-65535
00AAh	[15:0]	R/W	PCIE_TXPCS_CFG_GEN3	[15:0]	0-65535	0-65535
00ABh	[15:0]	R/W	PCIE_TXPMA_CFG	[15:0]	0-65535	0-65535
00ACh	[7:3]	R/W	RX_CLK_SLIP_OVRD	[4:0]	0-31	0-31
00ACh	[0]	R/W	TXPI_PPM	[0]	0-1	0-1
00ADh	[14:13]	R/W	PCIE_PLL_SEL_MODE_GEN4	[1:0]	0–3	0–3
00ADh	[12:11]	R/W	PCIE_PLL_SEL_MODE_GEN3	[1:0]	0–3	0–3
00ADh	[10:9]	R/W	PCIE_PLL_SEL_MODE_GEN12	[1:0]	0–3	0–3
00ADh	[8]	R/W	RATE_SW_USE_DRP	[0]	0-1	0-1
00ADh	[3]	R/W	RXPI_LPM	[0]	0-1	0–1
00ADh	[2]	R/W	RXPI_VREFSEL	[0]	0-1	0–1
00ADh	[1:0]	R/W	RXPI_SEL_LC	[1:0]	0–3	0–3
00AEh	[15:0]	R/W	RXDFE_H3_CFG0	[15:0]	0-65535	0-65535
00AFh	[9:0]	R/W	RXCDR_CFG2_GEN2	[9:0]	0-1024	0-1024
00AFh	[15:10]	R/W	RXCDR_CFG3_GEN2	[5:0]	0–64	0–64
00B0h	[15:0]	R/W	RXDFE_H3_CFG1	[15:0]	0-65535	0-65535
00B1h	[15:0]	R/W	RXDFE_H4_CFG0	[15:0]	0-65535	0-65535
00B2h	[15:0]	R/W	RXDFE_H4_CFG1	[15:0]	0-65535	0-65535
00B3h	[15:0]	R/W	RXDFE_H5_CFG0	[15:0]	0-65535	0-65535



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
00B4h	[15:13]	R/W	PROCESS_PAR	[2:0]	0–7	0–7
00B4h	[11:8]	R/W	TEMPERATURE_PAR	[3:0]	0–15	0–15
00B4h	[4]	R/W	TX_SARC_LPBK_ENB	[0]	0-1	0-1
00B4h	[0]	R/W	TX_FIFO_BYP_EN	[0]	0-1	0-1
00B5h	[15:0]	R/W	RXDFE_H5_CFG1	[15:0]	0–65535	0–65535
00B6h	[15:0]	R/W	CPLL_CFG3	[15:0]	0–65535	0–65535
00B7h	[15:0]	R/W	RXDFE_H6_CFG0	[15:0]	0–65535	0–65535
00B8h	[15:0]	R/W	RXDFE_H6_CFG1	[15:0]	0–65535	0–65535
00B9h	[15:0]	R/W	RXDFE_H7_CFG0	[15:0]	0–65535	0–65535



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					0	0
					1	1
					10	10
					11	11
					12	12
					13	13
					14	14
					15	15
					16	16
					17	17
					18	18
		R/W			19	19
					2	2
00BAh	[6:2]		DDI_REALIGN_WAIT	[4:0]	20	20
UUBAII				[4.0]	21	21
					22	22
					23	23
					24	24
					25	25
						26
						27
					28	28
					29	29
					3	3
					30	30
					31	31
					4	4
					5	5
					6	6
0.0571	16,23	D (M)	DDI DEALICAL MAIT	[4:0]	7	7
00BAh	[6:2]	R/W	DDI_REALIGN_WAIT	[4:0]	8	8
					9	9
00BAh	[1:0]	R/W	DDI_CTRL	[1:0]	0–3	0–3



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					2	2
					3	3
00BBh	[11:9]	R/W	TXGBOX_FIFO_INIT_RD_ADDR	[2:0]	4	4
					5	5
					6	6
00BBh	[8:6]	R/W	TX_SAMPLE_PERIOD	[2:0]	0–7	0-7
					2	2
0.0==1	[E 2]	D ()A/	DVCDOV FIFO INIT DD ADDD	12.01	3	3
00BBh	[5:3]	R/W	RXGBOX_FIFO_INIT_RD_ADDR	[2:0]	4	4
					5	5
00BBh	[2:0]	R/W	RX_SAMPLE_PERIOD	[2:0]	0–7	0–7
00BCh	[15:0]	R/W	CPLL_CFG2	[15:0]	0-65535	0–65535
00BDh	[15:0]	R/W	RXPHSAMP_CFG	[15:0]	0-65535	0–65535
00BEh	[15:0]	R/W	RXPHSLIP_CFG	[15:0]	0-65535	0-65535
00BFh	[15:0]	R/W	RXPHBEACON_CFG	[15:0]	0-65535	0–65535
00C0h	[15:0]	R/W	RXDFE_H7_CFG1	[15:0]	0-65535	0–65535
00C1h	[15:0]	R/W	RXDFE_H8_CFG0	[15:0]	0-65535	0–65535
00C2h	[15:0]	R/W	RXDFE_H8_CFG1	[15:0]	0-65535	0–65535
00C3h	[15:0]	R/W	PCIE_BUFG_DIV_CTRL	[15:0]	0-65535	0–65535
00C4h	[15:0]	R/W	PCIE_RXPCS_CFG_GEN3	[15:0]	0-65535	0–65535
00C5h	[15:0]	R/W	RXDFE_H9_CFG0	[15:0]	0-65535	0–65535
					0	0b1000000 00000000
					10	0b11100000 01100000
00C6h	[15:0]	R/W	RX_PROGDIV_CFG	[15:0]	100	0b11100000 01101111
					128	0b01100000 01001110
					132	0b11100010 00000110



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
					16	0b11100000 01000010
					16.5	0b11100010 00011000
					20	0b11100000 01100010
					32	0b11100000 01000110
					33	0b11100010 00000000
00C6h	[15:0]	R/W	BY BROGDIV CEG	[15:0]	4	0b11100000 01011000
000611	[13.0]	N/ VV	RX_PROGDIV_CFG	[13.0]	40	0b11100000 01000111
					5	0b11100000 01111000
					64	0b11100000 01001110
					66	0b11100010 00000010
					8	0b11100000 01000000
					80	0b11100000 01001111
00C7h	[15:0]	R/W	RXDFE_H9_CFG1	[15:0]	0-65535	0-65535
00C8h	[15:0]	R/W	RXDFE_HA_CFG0	[15:0]	0-65535	0-65535
00CAh	[9:0]	R/W	CHAN_BOND_SEQ_1_2	[9:0]	0–1023	0–1023
00CBh	[15:0]	R/W	CPLL_CFG0	[15:0]	0-65535	0-65535
00CCh	[15:0]	R/W	CPLL_CFG1	[15:0]	0-65535	0-65535
00CDh	[7:2]	R/W	RX_DDI_SEL	[5:0]	0–63	0-63
		5 01/			FALSE	0
00CDh	[1]	R/W	DEC_VALID_COMMA_ONLY	[0]	TRUE	1
		5 01/	DEC 14601414 DETECT		FALSE	0
00CDh	[0]	R/W	DEC_MCOMMA_DETECT	[0]	TRUE	1
00CEh	[15:0]	R/W	RXDFE_HA_CFG1	[15:0]	0-65535	0-65535
00CFh	[15:0]	R/W	RXDFE_HB_CFG0	[15:0]	0-65535	0-65535
00D0h	[15:12]	R/W	RX_SUM_RESLOAD_CTRL	[3:0]	0–15	0–15
00D0h	[8]	R/W	RX_RESLOAD_OVRD	[0]	0-1	0-1



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
00D0h	[6:4]	R/W	RX_DEGEN_CTRL	[2:0]	0–7	0–7
00D0h	[3:0]	R/W	RX_RESLOAD_CTRL	[3:0]	0–15	0–15
00D1h	[12]	R/W	RX_EN_CTLE_RCAL_B	[0]	0-1	0-1
00D1h	[11:3]	R/W	RX_EXT_RL_CTRL	[8:0]	0-511	0-511
00D2h	[15:0]	R/W	RXDFE_UT_CFG2	[15:0]	0-65535	0-65535
00D3h	[13]	R/W	LPBK_EN_RCAL_B	[0]	0-1	0-1
00D3h	[7:5]	R/W	LPBK_IND_CTRL2	[2:0]	0–7	0–7
00D3h	[4:2]	R/W	LPBK_BIAS_CTRL	[2:0]	0–7	0–7
00D3h	[1]	R/W	RX_XMODE_SEL	[0]	0-1	0-1
00D3h	[0]	R/W	ISCAN_CK_PH_SEL2	[0]	0-1	0-1
00D4h	[13:11]	R/W	LPBK_IND_CTRL1	[2:0]	0–7	0–7
00D4h	[10:7]	R/W	LPBK_RG_CTRL	[3:0]	0–15	0–15
00D4h	[2:0]	R/W	LPBK_IND_CTRL0	[2:0]	0–7	0–7
00D5h	[15:0]	R/W	CKCAL1_CFG_0	[15:0]	0-65535	0-65535
00D6h	[15:0]	R/W	CKCAL1_CFG_1	[15:0]	0-65535	0-65535
00D7h	[15:0]	R/W	CKCAL2_CFG_0	[15:0]	0-65535	0-65535
00D8h	[15:0]	R/W	CKCAL2_CFG_1	[15:0]	0-65535	0-65535
00D9h	[15:0]	R/W	CKCAL2_CFG_2	[15:0]	0-65535	0-65535
00DAh	[15:0]	R/W	ADAPT_CFG2	[15:0]	0-65535	0-65535
00DBh	[15:0]	R/W	RXCDR_LOCK_CFG3	[15:0]	0-65535	0–65535
					0	0
0.0==1	F4 21	D ()A/		[1.0]	1	1
00DDh	[4:3]	R/W	RTX_BUF_TERM_CTRL	[1:0]	2	2
					3	3
					0	0
					1	1
					2	2
	12.01	D 04/	DTV BUE CAN CTD	12.01	3	3
00DDh	[2:0]	R/W	RTX_BUF_CML_CTRL	[2:0]	4	4
					5	5
					6	6
					7	7
00DEh	[15:0]	R/W	TXPH_CFG2	[15:0]	0-65535	0–65535
00DFh	[15:0]	R/W	RXCDR_LOCK_CFG4	[15:0]	0-65535	0-65535



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
00E0h	[9]	R/W	RXDFE_PWR_SAVING	[0]	0-1	0-1
00E0h	[8:6]	R/W	CTLE3_OCAP_EXT_CTRL	[2:0]	0–7	0–7
00E0h	[5]	R/W	CTLE3_OCAP_EXT_EN	[0]	0-1	0-1
00E0h	[1:0]	R/W	RXPI_STARTCODE	[1:0]	0-3	0-3
00E1h	[0]	R/W	CAPBYPASS_FORCE	[0]	0-1	0-1
00E2h	[13:12]	R/W	TX_VREG_VREFSEL	[1:0]	0–3	0-3
00E2h	[11:9]	R/W	TX_VREG_CTRL	[2:0]	0–7	0–7
00E2h	[8]	R/W	TX_VREG_PDB	[0]	0-1	0-1
					0	0
0.0 0.0 1-	[7.6]	R/W	TX_PREDRV_CTRL	[1.0]	1	1
00E2h	[7:6]	K/VV	IX_PREDRV_CIRL	[1:0]	2	2
					3	3
					0	0
00E2h	[5:4]	R/W	TX_DRVMUX_CTRL	[1.0]	1	1
UUEZN	[5.4]	N/ VV		[1:0]	2	2
					3	3
00E7h	[15:0]	R/W	ES_QUALIFIER5	[15:0]	0-65535	0–65535
00E8h	[15:0]	R/W	ES_QUALIFIER6	[15:0]	0-65535	0–65535
00E9h	[15:0]	R/W	ES_QUALIFIER7	[15:0]	0-65535	0–65535
00EAh	[15:0]	R/W	ES_QUALIFIER8	[15:0]	0-65535	0-65535
00EBh	[15:0]	R/W	ES_QUALIFIER9	[15:0]	0-65535	0-65535
00ECh	[15:0]	R/W	ES_QUAL_MASK5	[15:0]	0–65535	0–65535
00EDh	[15:0]	R/W	ES_QUAL_MASK6	[15:0]	0-65535	0-65535
00EEh	[15:0]	R/W	ES_QUAL_MASK7	[15:0]	0–65535	0–65535
00EFh	[15:0]	R/W	ES_QUAL_MASK8	[15:0]	0–65535	0–65535
00F0h	[15:0]	R/W	ES_QUAL_MASK9	[15:0]	0–65535	0–65535
00F1h	[15:0]	R/W	ES_SDATA_MASK5	[15:0]	0–65535	0–65535
00F2h	[15:0]	R/W	ES_SDATA_MASK6	[15:0]	0–65535	0–65535
00F3h	[15:0]	R/W	ES_SDATA_MASK7	[15:0]	0-65535	0–65535
00F4h	[15:0]	R/W	ES_SDATA_MASK8	[15:0]	0-65535	0–65535
00F5h	[15:0]	R/W	ES_SDATA_MASK9	[15:0]	0-65535	0–65535
00F6h	[15:0]	R/W	CKCAL1_CFG_2	[15:0]	0-65535	0–65535
00F7h	[15:0]	R/W	CKCAL1_CFG_3	[15:0]	0-65535	0–65535
00F8h	[15:0]	R/W	CKCAL2_CFG_3	[15:0]	0-65535	0-65535



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
00F9h	[15:0]	R/W	CKCAL2_CFG_4	[15:0]	0–65535	0–65535
00FAh	[5]	R/W	RX_DIV2_MODE_B	[0]	0-1	0-1
00FAh	[4]	R/W	RXPI_AUTO_BW_SEL_BYPASS	[0]	0-1	0-1
00FAh	[3:1]	R/W	RX_VREG_CTRL	[2:0]	0–7	0–7
00FAh	[0]	R/W	RX_VREG_PDB	[0]	0–1	0-1
00FBh	[11:10]	R/W	TX_PI_IBIAS_MID	[1:0]	0–3	0–3
00FBh	[9:6]	R/W	LPBK_EXT_RCAL	[3:0]	0–15	0–15
					0	0
0.0 0.00	[[.4]	R/W	PREIQ_FREQ_BST	[1.0]	1	1
00FBh	[5:4]	K/VV	PREIQ_FREQ_BS1	[1:0]	2	2
					3	3
					0	0
0.0 HP1	[2.1]	D (M)	R/W TX_PI_BIASSET	[1:0]	1	1
00FBh	[2:1]	K/VV			2	2
					3	3
00FCh	[15:0]	R/W	TX_PHICAL_CFG0	[15:0]	0-65535	0–65535
00FDh	[15:0]	R/W	TX_PHICAL_CFG1	[15:0]	0-65535	0–65535
00FEh	[15:0]	R/W	TX_PHICAL_CFG2	[15:0]	0-65535	0–65535
00FFh	[15:0]	R/W	TXPI_CFG	[15:0]	0-65535	0–65535
0100h	[15:0]	R/W	RXPI_CFG1	[15:0]	0-65535	0–65535
0101h	[15:0]	R/W	RX_PMA_RSV0	[15:0]	0-65535	0–65535
0102h	[2]	R/W	Y_ALL_MODE	[0]	0-1	0-1
0102h	[1]	R/W	RCLK_SIPO_DLY_ENB	[0]	0-1	0-1
0102h	[0]	R/W	RCLK_SIPO_INV_EN	[0]	0–1	0-1
0103h	[15:0]	R/W	RX_PROGDIV_RATE	[15:0]	0–65535	0–65535
0105h	[15:0]	R/W	TX_PROGDIV_RATE	[15:0]	0–65535	0–65535
0106h	[15:0]	R/W	TX_DCC_LOOP_RST_CFG	[15:0]	0–65535	0–65535
0108h	[15:0]	R/W	RXCKCAL1_I_LOOP_RST_CFG	[15:0]	0–65535	0–65535
0109h	[15:0]	R/W	RXCKCAL1_Q_LOOP_RST_CFG	[15:0]	0–65535	0–65535
010Ah	[15:0]	R/W	RXCKCAL1_IQ_LOOP_RST_CFG	[15:0]	0–65535	0–65535
010Bh	[15:0]	R/W	RXCKCAL2_D_LOOP_RST_CFG	[15:0]	0-65535	0–65535
010Ch	[15:0]	R/W	RXCKCAL2_X_LOOP_RST_CFG	[15:0]	0-65535	0–65535
010Dh	[15:0]	R/W	RXCKCAL2_S_LOOP_RST_CFG	[15:0]	0-65535	0–65535
010Eh	[15:0]	R/W	RXCKCAL2_DX_LOOP_RST_CFG	[15:0]	0-65535	0-65535




Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0110h	[15:0]	R/W	RXDFE_KH_CFG0	[15:0]	0–65535	0–65535
0111h	[15:0]	R/W	RXDFE_KH_CFG1	[15:0]	0-65535	0–65535
0112h	[15:0]	R/W	RXDFE_KH_CFG2	[15:0]	0–65535	0-65535
0113h	[15:0]	R/W	RXDFE_KH_CFG3	[15:0]	0-65535	0–65535
0114h	[15:0]	R/W	CKCAL_RSVD0	[15:0]	0–65535	0–65535
0115h	[15:0]	R/W	CKCAL_RSVD1	[15:0]	0-65535	0–65535
0116h	[15:0]	R/W	CH_HSPMUX	[15:0]	0–65535	0-65535
0117h	[15:11]	R/W	PCIE3_CLK_COR_MIN_LAT	[4:0]	0-31	0-31
0117h	[10:6]	R/W	PCIE3_CLK_COR_MAX_LAT	[4:0]	0-31	0-31
0117h	[5:0]	R/W	PCIE3_CLK_COR_THRSH_TIMER	[5:0]	0–63	0–63
0118h	[15]	R/W	USB_MODE	[0]	0–1	0-1
0118h	[14]	R/W	USB_EXT_CNTL	[0]	0–1	0-1
0118h	[13]	R/W	USB_CLK_COR_EQ_EN	[0]	0–1	0-1
0118h	[12]	R/W	USB_PCIE_ERR_REP_DIS	[0]	0-1	0-1
0118h	[11:6]	R/W	PCIE3_CLK_COR_FULL_THRSH	[5:0]	0–63	0–63
0118h	[4:0]	R/W	PCIE3_CLK_COR_EMPTY_THRSH	[4:0]	0-31	0-31
0119h	[15]	R/W	USB_RAW_ELEC	[0]	0–1	0-1
0119h	[14]	R/W	DELAY_ELEC	[0]	0–1	0-1
0119h	[13]	R/W	USB_BOTH_BURST_IDLE	[0]	0–1	0-1
0119h	[12]	R/W	TXREFCLKDIV2_SEL	[0]	0–1	0-1
0119h	[11:6]	R/W	TX_DEEMPH2	[5:0]	0–63	0–63
0119h	[5:0]	R/W	TX_DEEMPH3	[5:0]	0–63	0–63
011Ah	[6]	R/W	RXREFCLKDIV2_SEL	[0]	0–1	0-1
011Ah	[5]	R/W	A_RXTERMINATION	[0]	0-1	0-1
011Ah	[4:1]	R/W	USB_LFPS_TPERIOD	[3:0]	0–15	0–15
011Ah	[0]	R/W	USB_LFPS_TPERIOD_ACCURATE	[0]	0-1	0-1
011Bh	[15:0]	R/W	RXCDR_CFG2_GEN4	[15:0]	0-65535	0–65535
011Ch	[15:0]	R/W	RXCDR_CFG3_GEN4	[15:0]	0-65535	0–65535
011Dh	[14:8]	R/W	USB_BURSTMIN_U3WAKE	[6:0]	0–127	0–127
011Dh	[6:0]	R/W	USB_BURSTMAX_U3WAKE	[6:0]	0–127	0–127
011Eh	[9:0]	R/W	USB_IDLEMIN_POLLING	[9:0]	0-1023	0–1023
011Fh	[9:0]	R/W	USB_IDLEMAX_POLLING	[9:0]	0-1023	0–1023
0120h	[8:0]	R/W	USB_LFPSPOLLING_BURST	[8:0]	0-511	0-511
0121h	[8:0]	R/W	USB_LFPSPING_BURST	[8:0]	0-511	0-511



Table C-2: DRP Map of GTHE4\_CHANNEL Primitive (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Bits	Attribute Encoding	DRP Encoding
0122h	[8:0]	R/W	USB_LFPSU1EXIT_BURST	[8:0]	0–511	0-511
0123h	[8:0]	R/W	USB_LFPSU2LPEXIT_BURST_MS	[8:0]	0–511	0-511
0124h	[8:0]	R/W	USB_LFPSU3WAKE_BURST_MS	[8:0]	0-511	0-511
0125h	[8:0]	R/W	USB_LFPSPOLLING_IDLE_MS	[8:0]	0-511	0-511
0250h	[6:0]	R	COMMA_ALIGN_LATENCY	[6:0]	0–127	0–127
0251h	[15:0]	R	es_error_count	[15:0]	0–65535	0–65535
0252h	[15:0]	R	es_sample_count	[15:0]	0–65535	0–65535
0253h	[3:0]	R	es_control_status	[3:0]	0-15	0–15
0254h	[15:0]	R	es_rdata_byte4	[15:0]	0–65535	0–65535
0255h	[15:0]	R	es_rdata_byte3	[15:0]	0–65535	0–65535
0256h	[15:0]	R	es_rdata_byte2	[15:0]	0–65535	0–65535
0257h	[15:0]	R	es_rdata_byte1	[15:0]	0–65535	0–65535
0258h	[15:0]	R	es_rdata_byte0	[15:0]	0–65535	0–65535
0259h	[15:0]	R	es_sdata_byte4	[15:0]	0–65535	0–65535
025Ah	[15:0]	R	es_sdata_byte3	[15:0]	0–65535	0–65535
025Bh	[15:0]	R	es_sdata_byte2	[15:0]	0–65535	0–65535
025Ch	[15:0]	R	es_sdata_byte1	[15:0]	0–65535	0–65535
025Dh	[15:0]	R	es_sdata_byte0	[15:0]	0–65535	0–65535
025Eh	[15:0]	R	RX_PRBS_ERR_CNT	[15:0]	0–65535	0–65535
025Fh	[15:0]	R	RX_PRBS_ERR_CNT	[15:0]	0–65535	0–65535
0263h	[15:0]	R	TXGBOX_FIFO_LATENCY	[15:0]	0–65535	0-65535
0269h	[15:0]	R	RXGBOX_FIFO_LATENCY	[15:0]	0–65535	0-65535





# Placement Information by Package and Device

For transceiver placement information, refer to the *UltraScale and UltraScale+ FPGAs Packaging and Pinouts Product Specification* (UG575) [Ref 7].



# Additional Resources and Legal Notices

#### **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

### **Solution Centers**

See the Xilinx Solution Centers for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

# **Documentation Navigator and Design Hubs**

Xilinx® Documentation Navigator provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open the Xilinx Documentation Navigator (DocNav):

- From the Vivado® IDE, select Help > Documentation and Tutorials.
- On Windows, select Start > All Programs > Xilinx Design Tools > DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In the Xilinx Documentation Navigator, click the Design Hubs View tab.
- On the Xilinx website, see the Design Hubs page.

**Note:** For more information on Documentation Navigator, see the Documentation Navigator page on the Xilinx website.



#### References

- 1. *UltraScale Architecture Configuration User Guide* (UG570)
- 2. UltraScale Architecture SelectIO Resources User Guide (UG571)
- 3. UltraScale Architecture Clocking Resources User Guide (UG572)
- 4. UltraScale FPGAs Transceivers Wizard: Product Guide for Vivado Design Suite (PG182)
- 5. Vivado Design Suite User Guide: Logic Simulation (UG900)
- 6. UltraScale and UltraScale + device data sheets:

*UltraScale Architecture and Product Overview* (DS890)

Kintex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics (DS892)

Virtex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics (DS893)

Kintex UltraScale+ FPGAs Data Sheet: DC and AC Switching Characteristics (DS922)

Virtex UltraScale+ FPGAs Data Sheet: DC and AC Switching Characteristics (DS923)

Zyng UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925)

- 7. UltraScale and UltraScale+ FPGAs Packaging and Pinouts Product Specification (UG575)
- 8. UltraScale Architecture Gen3 Integrated Block for PCI Express LogiCORE IP Product Guide (PG156)

## **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.



#### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2013–2019 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.