

Seven Steps to an Accurate Worst-Case Power Analysis using the Xilinx Power Estimator

XAPP1348 (v1.0) November 16, 2020

Summary

Power and thermal specifications for FPGAs, MPSoCs, and RFSoCs must be determined in the early stages of a product design cycle, often even when the register transfer level (RTL) description is incomplete. The Xilinx[®] Power Estimator (XPE) can be used during the pre-design and pre-implementation stages of the design cycle for power analysis.

With the increasing complexity and compute power of modern programmable devices, an early analysis of power and thermal specifications is a must for a successful product design. The ability to estimate power consumption in a design is imperative for efficient part selection, board design, and system reliability. An accurate worst-case analysis early on helps you avoid the pitfalls of over designing or under designing the power or thermal portions of your system. This application note describes a seven-step procedure for analyzing the power requirements of your design using the Xilinx Power Estimator (XPE) spreadsheet tool.

Introduction

As a necessary step in any board design, power and thermal specifications need to be properly set to create a functioning and reliable system. In most cases, these power and thermal specifications should be set prior to PCB design and, due to the flexibility of Xilinx devices, often the FPGA, MPSoC, or RFSoC design is not complete or not even started prior to system design and/or PCB fabrication. This presents an interesting challenge for system designers, because power and thermal characteristics can vary dramatically depending on the bitstream (design), clocking, and data put into the device. Underdesigning the power or thermal system can make the device operate out of specification, which could result in the device not operating at the expected performance or potentially other more serious consequences including reliability and lifetime degradation. Overdesigning the power or thermal solution is generally less serious (although not desirable) because it can add unnecessary cost, size, weight, complexity, and potential time to the overall device design.

Prior to completing a design, power estimation is not trivial. The purpose of this application note is to simplify this task by splitting it into seven steps to achieve accurate worst-case power estimation prior to design completion and is primarily focused on power analysis.

Step 1: Updating to the Most Current XPE Version

Obtain the latest version of the Xilinx[®] Power Estimator (XPE) for the selected target device. It is important to make sure you are using the latest version of the XPE tool because power information is updated periodically to reflect the latest power modeling and characterization data. See the Xilinx Power Estimator (XPE) spreadsheet tool.



It is also helpful to check this web site occasionally during the design process to determine whether a newer version is available. You can import the data from a previous version of XPE using the updated XPE by selecting the **Import File** button on the Summary tab. Keeping XPE updated enables your design cycle to have the most accurate power information for system power analysis.

	File Type and Import Options
Import File Proiect	Import existing Xiinx Power Estimator (XPE) spreadsheet (*.xls*) Import power estimation results from Vivado (*.xpe)
Settings	C Append imported data to existing design data C Overwrite existing design data
Family Device Package Speed Grade Temp Grade Process Voltage ID Used Characterization	Advanced Options Import Device Settings Import Environment Settings Import Voltage Settings Import I/O Data Import Activity Rates
Junction Temperat	File name: Browse

Figure 1: Importing an Existing XPE Sheet

Step 2: Complete the Device Information on the Summary Tab

Make sure to set each field in the **Device** section of the Summary tab because each field can have a significant effect on the final power calculation, particularly the static and clocking power. The following steps describe the choices in the tool.

Import File	Export File Quick Estimation	ate Manage I	P	Snapshot		Et Default Rates	Reset to Default		
Project		Confidence Leve	el Low - Ea	rly Estimation		Last	Jpdated: 12/1	1/2019	
Settings				Sun	nmar	y			
	Device	Tables et		0.014		0% •	Transceiver	0.000W	
amily	Virtex UltraScale+	Total Un-Chi	p Power	0.8 W		0% •	10	0.000W	
evice	XCVU3P	Junction Tem	perature	25.6 °C		0% •	Core Dynamic	0.003W	
ackage	FFVC1517	Thermal Marg	gin	74.4°C 86	.6W	100% •	Device Static	0.773W	
peed Grade	-2L (0.72V)	Effective ⊖JA		0.8	°C/W	Power supplied to of	-chip devices	0.000W	
emp Grade	Extended								
rocess	Typical	On-Chip	Power			- Power	Supply		
		Resour	rce	Power		Source	Voltage	Total (A)	
haracterization	Production (± 15% accuracy)	()	lump to sheet)	(VV) (%)	V _{CCINT}	0.720	0.240	
			CLOCK	0.000	0	V _{CCINT_IO}	0.850	0.087	
En	vironment		LOGIC	0.000	0	VCCBRAM	0.850	0.005	
inction Temperature	User Override		BRAM	0.000	0	VCCAUX	1.800	0.222	
nbient Temp	25.0 °C	Coro	DSP	0.000	0	V _{CCAUX_IO}	1.800	0.062	
ective ⊝JA	User Override	Dynamic -	PLL	0.000	0	V _{cco} 3.3V	3.300		
flow	250 LFM	_	MMCM	0.000	0	V _{CCO} 2.5V	2.500		
at Sink	Medium Profile		Other	0.003	0	V _{cco} 1.8V	1.800		
ƏSA	104.2 °C/W		Hard IP	0.000	0	V _{CC0} 1.5V	1.500		
ard Selection	Medium (10"x10")		URAM	0.000	0	V _{CC0} 1.35V	1.350		
of Board Layers	12 to 15	VO	10	0.000	0	V _{cco} 1.2V	1.200		
ÐJB		Transceiver				Vcco 1.0V	1.000		
oard Temperature			GTY	0.000	0	-			
Imple	montotion								
ntimization	Power Ontimization	Device Static	-	0.772	100				
pumization		Device Static		0.773	100	MGTYVecaux	1.800		
						MGTYAVcc	0.900		
Messages						MGTYAV _{TT}	1.200		
			_			-	4.000	0.000	
						VCCADC	1.800	0.008	
						-			
INX Power Advantage (check for updates) File	Support Request (Web	Case)			Xilinx Power	Estimator Us	ser Guide	

Figure 2: Device Information—Summary Tab

Seven Steps to an Accurate Worst-Case Power Analysis using the Xilinx Power Estimator

- 1. Select **Family**: Choose the appropriate family from the drop-down menu. XC, XA, and XQ families are available.
- 2. Select **Device**: Choose the smallest device that meets your requirements. An improperly chosen device can lead to incorrect static and dynamic power estimations such as the dynamic power reported for clocks and logic. An incorrect device setting can also result in improperly reported available resources.
- 3. Select **Package**: The package selection can affect the heat dissipation and the end junction temperature of the chosen device. An incorrect junction temperature can result in an incorrect static power calculation. The package selection also impacts the maximum current specification and a notification is triggered when the maximum is exceeded. Certain Xilinx device families are available in lidless packages (denoted by an S or B in the package name), these offer the lowest thermal resistance to the user thermal solution, the junction temperature of *any* device depends on your thermal solution. The only way to understand the effectiveness of the thermal solution in the end environment is to run a thermal simulation. Xilinx provides DELPHI thermal models for Siemens FloTHERM and Ansys Icepak. These models are available for download on the Xilinx website under the Device Models tab.
- 4. Select **Speed Grade**: Choose the appropriate device speed grade for your design. Some devices are offered at a lower V_{CCINT} voltage operation. The factors to consider when choosing these devices include reduced performance and lower power. These devices are indicated in the tool as -2L (0.72V) or -1L (0.72V).
- 5. Select **Temp Grade**: Choose the appropriate temperature grade for the device. Typically, the selection is **Commercial**, **Extended** or **Industrial**. This setting allows for the proper display of junction temperature limits for the chosen device. Some devices offer an excursion temperature operation, which raises the upper temperature operating limit to 110°C for a limited period. Refer to *Extending the Thermal Solution by Utilizing Excursion Temperatures* (WP517) for further information.
- 6. Select **Process**: For the purposes of a worst-case analysis, the recommendation is to set the process to **Maximum**. While the default setting of (**Typical**) results in a statistically accurate measurement, by changing the setting to **Maximum** the power specification is modified to worst-case values. Setting the **Maximum** process makes sure that the power and thermal delivery solution will work with any device that will be shipped.

	Device
Family	Virtex UltraScale+
Device	XCVU3P
Package	FFVC1517
Speed Grade	-2L (0.72V)
Temp Grade	Extended
Process	Typical
Voltage ID Used	Typical Maximum
Characterization	Production (± 15% accuracy)



E XILINX_®

Seven Steps to an Accurate Worst-Case Power Analysis using the Xilinx Power Estimator

- 7. **Characterization**: This read-only field shows you the characterization level of the data, the % error for each of the characterization level is as follows:
 - Preview (±30% accuracy)
 - Advance (±25% accuracy)
 - Preliminary (±20% accuracy)
 - Production (±15% accuracy)

TIP: The characterization accuracy level describes the accuracy of the model within XPE. The accuracy of the estimation depends on the accuracy of the information added by the user.

Step 3: Complete the Environment and Implementation Information on the Summary Tab

Set the proper thermal conditions in the environment section because they are important when calculating static power.



1. Set Junction Temperature: This field is used to force the device junction temperature to a specific value. For worst-case analysis, select User Override to change the maximum T_J, which is 100°C for the E and I temperature grade devices. With the process set to Maximum and the maximum T_J allowed for the temperature grade, the worst-case power is determined and the thermal design deploys an adequate thermal solution. When a low power design is required, improving the thermal solution further to reduce T_J will directly reduce power by lowering the static power component. For low-power designs and to improve power consumption, target a temperature below the maximum T_J.

E XILINX_®

Env	vironment	
Junction Temperature	🔽 User Override	100.0 °C
Ambient Temp		97.3 °C
Effective OJA	🗖 User Override	
Airflow		
Heat Sink	Medium Profile	
ΘSA	1	04.2 °C/W
Board Selection	Medium (10"x10")	
# of Board Layers		
ΘJB		
Board Temperature		

Overriding the Junction Temperature causes all the fields to be grayed out (except the Heat Sink and Board Selection fields). Use Ambient Temp and Effective OJA when the values are derived from thermal simulations.



RECOMMENDED: While there are additional environmental settings available, Xilinx recommends performing a thermal simulation to determine the Effective Θ JA. Xilinx provides DELPHI models for FloTHERM and Icepak at Downloads.

2. Set **Power Optimization**: Set the power optimization to **Default** to be inline with the default Vivado[®] Design Suite option. The following image shows the default power optimization setting for worst-case analysis in the Xilinx Power Estimator.

entation
Default



Step 4: Set Worst-case Voltage on All Supplies

By default, each voltage rail for a device is set to its nominal value in the Xilinx Power Estimator tool. To get a worst-case power estimation, the maximum DC offset of the regulator (in general is 1% higher) need to be specified. If you are not using some of the V_{CCO} or MGT voltage sources, keep the default values in those source specific rows.

Figure 4: **Power Supply Settings in the Xilinx Power Estimator Tool with Maximum Voltage Settings**



TIP: Use nominal voltages for power delivery design. This allows for enough margin (positive and negative) to design an appropriate power supply. If the maximum or minimum levels are used, ANY ripple on the supplies could mean a violation of the operating specifications.

Step 5: Enter Clock and Resource Information

If your design has already been through the Vivado tools or a previous revision of the design was run, those versions are a good starting point for the analysis. The output file (* . xpe) from Vivado Report_Power can be imported into the Xilinx Power Estimator tool to help fill out clock and resource information. To do this, use the Import File option located in the Summary tab of the Xilinx Power Estimator tool.

Figure 5: Importing Vivado Report Power Output File into the Xilinx Power Estimator Tool

P3 Import File	File Type and Import Options	
Project <u>Settings</u> [Family Device	Import existing Xilinx Power Estimator (XPE) spreadsheet (*.xls*) Import power estimation results from Vivado (*.xpe) Design Data	Baan
Package Speed Grade Temp Grade Process Voltage ID Used Characterization En Junction Temperature	Advanced Options Import Device Settings Import Environment Settings Import Voltage Settings Import I/O Data Import Activity Rates	
Ambient Temp Effective ⊝JA Airflow	File name: power_impl.xpe Bro	owse
Heat Sink OSA Board Selection	Import Cancel He	lp

After importing the *.xpe file, additional information and adjustments are often needed to create a complete estimation. For each of the resource tabs, fill out the expected resources to be used in the design. Refer to *Xilinx Power Estimator User Guide* (UG440) for detailed information on specific fields in the individual tabs.

TIP: When starting a new estimation, using a previous design that was correlated with hardware is the best starting point to give accurate toggle and switching rates.

Clock Tree Power

Enter the various clocks and their frequencies in individual rows. For dynamic power calculations, the important factors to consider are activity and load capacitance being switched by each clock network in the design. Some factors for determining load capacitance are fanout and wire length. Typically, clock nets have higher activity and fanouts, which makes the values entered important. Fanout is managed in Step 6. During early power estimation calculations, the default Fanout/Site value is recommended. For imported * . xpe files, the fanout value is provided by Vivado and is based on the place and route results used to improve clock power accuracy.

G Summary	Clo	ock Tre	ee Pov	ver			
Power						Clocking Re	sources User Guid
V _{CCINT} 0.720V 0.000W							
0% of total on-chip power 1.209W						XPE	User Guide
						Introducti	on to XPE (video)
Name	Frequency (MHz)	Fanout	Fanout/ Site	Clock Buffer Enable	Slice Clock Enable	Power (W)	
System Logic Clock	300. <mark>0</mark>	0	6.5	100%	100%	0.000	
			6.5	100%	50%	0.000	
Auxillary Logic Clock	200.0	0	6.5	50%	100%	0.000	
Low Power Logic Clock	100.0	0	6.5	100%	50% 50%	0.000	
			6.5	100%	50%	0.000	
			C C	1009/	E09/	0.000	

Figure 6: Clock Tree Power Tab

Logic Power

Use this tab to enter an estimate for the number of LUT resources configured as Logic, Shift Registers, and Distributed RAM Registers used in the design. Use the Add Memory button to simplify adding distributed memory to the design. Use different rows to separate the logic based on the clock domain they operate in. In the absence of a better estimate for you design, leave the Toggle Rate and Routing Complexity at the default values.

3 Summary Made	Vernory		Logic	Power					
Power			Utili	zation			<u>CL</u>	B User Guide	2
V _{CCINT} 0.720V 0.431W		Registers		18,000	2%				
36% of total on-chip power 1.209W		LUTs		57,700	15%		XP	E User Guide	
		Combir	natorial	48,000	12%				
		Shift Re	egisters	1,700	504		Introduc	tion to XPE (video)
		Distribu	ited RAMs	8,000	5%				
Name	Clock (MHz)	Logic	LUTs as Shift Registers	Distributed RAMs	Registers	Toggle Rate	Routing Complexity	Signal Rate (Mtr/s)	Power (W)
System Logic	300.0	25000	1000	4000	10000	12.5%	10.00	37.5	0.287
Auxillary Logic	200.0	15000	500	3000	5000	12.5%	10.00	25.0	0.115
Low Power Logic	100.0	8000	200	1000	3000	12.5%	10.00	12.5	0.029
						12.5%	10.00		
						12.5%	10.00		

	Figure	7:	Logic	Power	Tab
--	--------	----	-------	-------	-----

EXILINX®

During the early stages of design, it can be difficult to get accurate numbers for these resources. It is best to work with large round numbers that are close to a realistic estimation. A good practice is to consider the data entered into the Xilinx Power Estimator tool early as a constraint to the design. If you specify 25,000 LUTs for a portion of the design, then pay attention to that portion to be sure it stays within budget. If it grows beyond the initial power margin budget, then it is possible to take early action in the design. By making the budget parameters less of a guessing game and more of a guidance for the design, the early resource estimates are more controllable. If the design has an earlier revision, use it as the starting point by using the Import feature to populate the fields and build upon that base design.

TIP: When entering the clock frequency information, use the capabilities of Excel to relate that cell to the cell populated in the Clock Tree Power tab. To do this, select the desired **Clock (MHz)** cell in the logic view, type =, and select the cell in the **Clock Tree Power** tab corresponding to the clock source for that logic. The cell is populated with the value in the Clock Tree Power tab. The primary benefit of this methodology is that if the clock frequency is ever changed, either by a specification or when exploring power trade-offs vs. frequency, the value is only updated in one place and can be reflected throughout the Xilinx Power Estimator tool. This methodology can also reduce the chance of errors and inconsistencies during the data entry.

I/O Power

With faster switching speeds and higher capacitive loads, I/O power can be a substantial part of the total power consumption of the device. Therefore, it is important to accurately define and fill in the I/O related parameters to get an accurate overall estimation of all rails of the device. Depending on the selected I/O standard and I/O circuitry, a significant amount of power can be consumed not only in the V_{CCO} rail but also the V_{CCINT} and V_{CCAUX} rails. By specifying each device interface separately and breaking out the interface signals to the data, control, and clock signals, it is easier to provide different I/O standards as well as other I/O characteristics, such as load and toggle rates.

TIP: Use the Add Memory Interface button to add a memory interface into the I/O spreadsheet.

G Summary	12 4	id Memory Interface							l/O Po	wer														
Active	Curren	t		Su	mmary		1	Selec	t I/O User (Guide	í.													
Source	On-Chip	Off-Chip Active	Powe	r (on-ch	hip)	3,300W																		
Vecurrie 0.850V	0.2904	0 290A	- L-+			0.159\4		YE	PE Llear Gui	da		Introduct	ion to XI	DE (video)										
	0.390/	0.3904		Buffor		3 13414			L Cost Cour	**		manufactor	ton to ru	- (naco)										
	0.0004	0.000		Ouner		0.0074		D																
	0.0004	0.000A 0.000A	-			0.007W		banks win	th Internal	vrer	0													
	0.0004	A 0.000A 0.000A	67% 0		-chip powe	er 4.894W																		
V _{CC018} 1.800V	0.9994	-0.108A 0.892A	Powe	r (off-cl		-0.170W	1																	
	0.2904	-0.028A 0.262A	VO C			285																		
V000135 1.350V	0.0004	0.000A 0.000A	VO U	tilization		55%																		
	0.0020	0.0550 0.1480		Hink Da		659/																		
	0.0534	0.0554 0.0004		riigii re	normanc	0076																		
	0.0004	U.000A 0.000A) etc.	High De	msity		1																	
V _{CCINT} 0.720V	0.0104	0.010A																						
	Bank				I/O Se	ettinas							Act	ivitv		_			0	n Chip P	ower (V	V)	External	Off Chip
		•	1 1		•				•			•		• •	•	•	Output	Signal						
Name	I/O Type	I/O Standard		Output	Bidir						Clock	Toggle	Data	Output			Load	Rate						
					Pins				Impedance	Emphasis						Disable								
System Logic Clock	HP	LVDS 1.8V (pair)	1			No	High Perf)IFF_TERM			300.0	200.0%	SDR		0.0%	0.0%		600.0	0.001	0.003	0.000	0.001	100	-0.001
System Logic Control	HP	SSTL Class I DCI 1.8V	20	30		No	High Perf	RTT_40	RDRV_40		300.0	12.5%	SDR	50.0%	0.0%	0.0%	5	37.5	0.014	0.107	0.000	0.551	40	-0.059
System Logic Data	HP	SSTL Class I DCI 1.8V	40	40	20	Yes	High Perf	RTT_40	RDRV_40		300.0	12.5%	SDR	75.0%	0.0%	0.0%	6	37.5	0.088	0.247	0.001	1.240	40	-0.133
Auxillary Logic Clock	HP	LVDS 1.8V (pair)	1			No	High Perf	HFF_TERM			200.0	200.0%	SDR		0.0%	0.0%		400.0	0.000	0.003	0.000	0.001	100	-0.001
Auxillary Logic Control	HP	SSTL 1.5V	10	10		No	High Perf	RTT_48	RDRV_48		200.0	12.5%	SDR	100.0%	0.0%	0.0%	6	25.0	0.007	0.054	0.000	0.164	48	-0.013
Auxillary Logic Data	HP	SSTL 1.5V	15	15	8	No	High Perf	RTT_48	RDRV_48		200.0	12.5%	SDR	75.0%	0.0%	0.0%	5	25.0	0.011	0.092	0.000	0.271	48	-0.029
Low Power Logic Clock	HP	LVCMOS 1.8V 8mA	1			No	Low Power				100.0	200.0%	SDR					200.0	0.000		0.000	0.000	None None	0.000
Low Power Logic Control	HP	LVCMOS 1.8V 8mA	4	4		No	Low Power				100.0	12.5%	SDR	100.0%			5	12.5	0.000	0.001	0.000	0.002	None	0.000
Low Power Logic Data	HP	LVCMOS 1.8V 8mA	8	8		No	Low Power				100.0	12.5%	SDR	100.0%			5	12.5	0.000	0.003	0.000	0.003	None None	0.000
DDR4_x16/ddr4_ck	HP	Diff SSTL 1.2V (pair)		1		Yes	Low Power		RDRV_40		1200.0		Clock	100.0%			5	2400.0	0.007	0.035	0.001	0.013	40	0.005
DDR4_x16/ddr4_addr/ba/bg<	HP	SSTL 1.2V		18		Yes	Low Power		RDRV_40		1200.0	20.0%	SDR	100.0%			5	240.0	0.042	0.036	0.001	0.032	2 40	0.024
DDR4_x16/ddr4_dq<0:15>	HP	POD DCI 1.2V			16	Yes	High Perf	DCI 40Ω	RDRV_40	Yes	1200.0	35.0%	DDR	50.0%	0.0%	50.0%	6	840.0	0.050	0.089	0.002	0.039	40	0.024
DDR4_x16/ddr4_dqs<0:1>	HP	Diff POD DCI 1.2V (pair)			2	Yes	Low Power	DCI 40Ω	RDRV_40		1200.0	35.0%	DDR	50.0%	0.0%	50.0%	5	840.0	0.011	0.014	0.001	0.015	i 40	0.006
DDR4_x16/ddr4_dbi_n<0:1>	HP	POD DCI 1.2V			2	Yes	Low Power	DCI 40Ω	RDRV_40	Yes	1200.0	35.0%	DDR	50.0%	0.0%	50.0%	5	840.0	0.006	0.009	0.000	0.006	i 40	0.002
DDR4_x16/ddr4_sys_clk	HP	Diff SSTL 1.2V (pair)	1			No	Low Power				300.0		Clock		0.0%	0.0%		600.0	0.000	0.003	0.000		48	0.000
DDR4 x16/ddr4 ce/odt/cs/a	HP	SSTL 1.2V		4		Yes	Low Power		RDRV 40		1200.0	12.5%	SDR	100.0%			5	150.0	0.009	0.005	0.000	0.006	j 40	0.005



Differential pins are defined in pairs and are specified as a single entry. For example, if there is one differential input signal and four differential output signals using the LVDS 1.8V I/O standard, enter a 1 in the input column and 4 in the output column for that module name.

Block RAM Power

To set the number of block RAMs to be used in the design and the configuration and to accurately set the block RAM parameters, a good understanding of device resources and configuration possibilities is recommended. Make sure to adjust the **Enable Rate** for Port A or Port B because the amount of time the RAM is enabled is directly proportional to the dynamic power it consumes. Entering the proper value for this parameter is important for an accurate block RAM power estimation.

Use the Add Memory button to add the various types of block RAMs with the required configurations as rows in the Block RAM spreadsheet. Refer to the Using the Block RAM spreadsheet in the *Xilinx Power Estimator User Guide* (UG440) for guidelines.

🔾 Sun	nmary	Add N	Memory				E	Block R	AM P	ower									
	Power	i.			Utilization			Memory	Resource	es User Guide	1								
VCCINT	0.720V	0.154W		RAMB18	250	17%													
VCCBRAM	0.850V	0.009W		RAMB36	100	14%		2	PE User	Guide		Introduc	tion to XPE	E (video)					
3% of t	otal on-chip po	ower 4.894W																	
								Port					Port				Powe	er (W)	
			Block	Cascade	Modo	Toggle	Clock	Enable		Write Mede	Write	Clock	Enable		Write Mode	Write	Signal Rate		
			RAMs	Size		Rate	(MHz)	Rate	Width	write wode		(MHz)	Rate	Width	write wode				
System Log	gic BRAM		200	10	RAMB18SDP	12.5%	300.0	50.0%	36	NO_CHANGE		300.0	50.0%	36	WRITE_FIRST	12.5%	37.500	0.088	0.00
Auxillary Lo	gic BRAM		100	4	RAMB36	12.5%	200.0	25.0%	1	READ_FIRST	12.5%	200.0	25.0%	1	NO_CHANGE	12.5%	25.000	0.060	0.00
Low Power	Logic BRAM		50	4	RAMB18	12.5%	100.0	12.5%	1	NO_CHANGE	12.5%	100.0	12.5%	1	NO_CHANGE	12.5%	12.500	0.006	0.00
				4	RAMB18	12.5%		25.0%	1	NO_CHANGE	12.5%		25.0%	1	NO_CHANGE	12.5%			
				4	DAMP10	10 50/		26 0%		NO CHANCE	12 5%		25 0.94		NO CHANGE	12 5%			

Figure 9: Block RAM Power Tab

UltraRAM Power

UltraScale+[™] devices support a high-density 288 Kb memory block (UltraRAM) that coexists with the block RAMs and enables deeper memory implementation. Dedicated routing in an UltraRAM column enables the entire column height to be connected.

Set the number and configurations of the URAM with attention to the **Enable Rate** for Port A or Port B because it is directly proportional to the dynamic power it consumes.

Summary					Ult	raRAM	Power										
Power			Utiliz	ation		Mem	ory Resour	ces User (Buide								
V _{CCINT} 0.720V 0.1	16W	URAM288	41	13%													
VCCBRAM 0.850V 0.0	01W					XP	E User Gu	ide		Introduc	tion to XPE	E (video)					
3% of total on-chip power 5.0	58W																
											Port A			Port B		Powe	er (W)
	UDAM	Cascade		Marda	Sleep	Avg	Input	Output	Clock	Data	Enable	Write	Data	Enable	Write		
	URAMS	Size	Latency			Cycles	Rate	Rate		Width		Enable					
System Logic URAM	24	4	1	1 URAM288	0.0%	10	12.5%	12.5%	300.0	72	50.0%	12.5%	72	50.0%	12.5%	0.080	0.001
Auxillary Logic URAM	12	2	1	1 URAM288	0.0%	10	12.5%	12.5%	200.0	72	25.0%	12.5%	72	25.0%	12.5%	0.029	0.000
Low Power Logic URAM	5	1	(URAM288	0.0%	10	12.5%	12.5%	100.0	72	25.0%	12.5%	72	25.0%	12.5%	0.007	0.000
		1	(LIDAM288	0.0%	10	12.5%	12 5%		72	25.0%	12 5%	72	25.0%	12 5%		

Figure 10: UltraRAM Power Tab

DSP48 Power

Complete the DSP48 Power tab with the required details. DSP blocks can be used for multiplier, counters, filters, and other common functions.

Figure 11: DSP48 Power Tab

Summary			DSP	48Powe	er				
Powe	r	1 1	l	Jtilization	1	6	DS	P48 User Gui	de
V _{CCINT} 0.720V	0.070W		DSP48	74	3%				
1% of total on-chip p	ower 5.129W						X	PE User Guid	2
Name		DSP Slices	Clock (MHz)	Toggle Rate	MULT Used?	MREG Used?	Pre-add Used?	Signal Rate (Mtr/s)	Power (W)
Multiplier with pipeline re	gister	30	300.0	12.5%	Yes	Yes	No	37.500	0.026
				12.5%	Yes	Yes	No		
Multiplier accumulate		30	300.0	12.5%	Yes	No	No	43.125	0.029
				12.5%	Yes	Yes	No		
Filter		14	200.0	25.0%	Yes	Yes	No	50.000	0.014
				12.5%	Yes	Yes	No		

TIP: The default DSP configuration is assumed to be 27x18 in XPE. The toggle rate must be scaled accordingly for accurate power estimation. For example, if a 18x18 DSP is expected to toggle 25%, then scale it by 0.8 (20%), and enter it into XPE. Similarly, scale the actual toggle rate by 0.53 for a 12x12 configuration. The 0.8 scaling factor is obtained as follows: 1 - ((27 + 18) - (18 + 18))/(27 + 18) = 1 - 9/45 = 0.8.

Clock Manager Power

If an MMCM/PLL is used in the design, enter the corresponding use and configuration of each. During the early stages of the design, the complete clocking details might not be known. Enter what is known to estimate the power and revisit as the design progresses.

Summary	Cle	ock Tre	e Pov	ver			
Power						Clocking R	esources User Guide
V _{CCINT} 0.720V	0.000W						
0% of total on-chip powe	r 1.209W					XPE	E User Guide
						Introduct	ion to XPE (video)
Name	Frequency (MHz)	Fanout	Fanout/ Site	Clock Buffer Enable	Slice Clock Enable	Power (W)	
System Logic Clock	300.0	0	6.5	100%	100%	0.000	
			6.5	100%	50%	0.000	
Auxillary Logic Clock	200.0	0	6.5	50%	100%	0.000	
Low Power Logic Clock	100.0	0	6.5	100%	50%	0.000	
Low I ower Logic Older	100.0	U	6.5	100%	50%	0.000	
			6.5	100%	50%	0.000	

Figure 12: Clock Manager Power Tab

Transceiver Power

Depending on the device selected, the transceiver can be a GTH, GTY, GTM. The best way to fill in the sheet is to use the **Add GTx Interface** button (where x=H, Y, or M).

XPE calculates power for each channel including the power of all associated circuits, shared resources between channels, I/O buffers, reference clock circuitry, and so forth. Therefore, the use of these resources should not be entered on any other sheet (for example, clock or I/O) to describe the transceiver resources.



Figure 13: GTY Transceiver Power Tab

Summary	M 🌠	ld GTY Interface						GTY	Trans	ceiver	Power										
Active Current	t i	- I	1	ransceiv	er + Hard	IP Power		9.213W			Utiliza	ition					Ir	ansceivers Use	r Guide	1	
Source	Active	[Channels	24	60%								
V _{CCINT} 0.720V	1.521A					Hard IP				PCk	Blocks	1	50%					XPE User Gu	ide		
	0.202A			1.095W		0.281W	0.815W	8.118W		CMA	C Blocks	0	0%								
MGTYAVcc 0.900V	1.847A		MGTYVCCAU	0.364W						ILKI	Blocks	0	0%								
MGTYAV _{TT} 1.200V	5.077A		MGTYAVcc	1.662W	l																
			MGTYAV	6.092W	58%	of total on-cl	hip power 15.4	18W		Powe	er Planes	2		BS	CAN						
								RX		-			ТХ								
Namo		GTY	Operational	EveSeen	Power	Channels	Clock	Data	Data	Data		Data	Data	Data	O/P	ООВ	Hard IP	V _{CCINT}	MGTYV _{CCAUX}	MGTYAVcc	MGTYAVTT
		Channels	Mode		Mode	QPLL		(Gb/s)	Path	Mode		(Gb/s)	Path	Mode			Block				
cie_Gen3/PCle Gen3		16	Transceiver	Off	DFE	4	QPLL1	8.0000	64	64b/66b	QPLL1	8.0000	64	64b/66b	968	Yes	PCle	0.614	0.168	0.743	3.349
.00G/100GBASE-KR4		4	Transceiver	Off	DFE	4	QPLL1	25.7813	80	Raw	QPLL1	25.7813	80	Raw	968	No		0.214	0.098	0.525	1.424
surora/Aurora 64B66B		4	Transceiver	Off	Low Power	4	QPLL1	25.7813	64	Raw	QPLL1	25.7813	64	Raw	968	No		0.268	0.098	0.394	1.320

Other Block Power

Complete this sheet with the details and information on the SYSMON and configuration blocks.



Figure 14: Other Block Power Tab

TIP: Xilinx only supports thermal measurements using SYSMON. Because it is integrated into the silicon, it gives the most accurate measurement possible ($\pm 3^{\circ}$ C). SYSMON is recommended to be utilized for all designs to monitor T_J and ensure the device junction temperature does not exceed the specification including the error. For example, if 100°C is the maximum T_J of the device, the maximum T_J measured using SYSMON should not be more than 97°C (100°C – 3°C). The SYSMON error value can be found in device data sheets.

Step 6: Set the Toggle and Connectivity Parameters

For each tab in XPE containing a Toggle Rate, Average Fanout, or Enable Rate, review the set value. For clock fanout, it is crucial that the fanout is entered correctly because it could dramatically impact the clock power. The clock fanout should be the sum of all the entries that are clocked by each clock in the other tabs.

TIP: To ensure the clock fanout is entered correctly, create an equation that sums all of the synchronous elements for any particular clock domain. For instance, in the Fanout field for a given clock, type =SUM (and then select all of the cells that specify the number of synchronous elements sourced by that clock (that is shift registers, distributed RAMs, block RAMs, DSPs, etc.) and close the parenthesis). The **Fanout** cell is then populated with the appropriate number. The resulting Excel equation would be similar to this:

=SUM(LOGIC!G12:I12,BRAM!E10,DSP!E8)

=SUM(IO!I19:K19)

This method of entering clock fanout has the added advantage of automatically updating when adjustments are made to the spreadsheet resource counts.

For toggle and enable rates, in the absence of any other information or knowledge, leave these settings at their defaults. However, if you determine that the default might not represent the characteristics of your design, make the necessary adjustments. For instance, if you know that a memory interface has a training pattern routine that exercises a sustained high-toggle rate on that interface, the **Toggle Rate** might need to be raised to reflect this additional activity. Alternatively, if a portion of a circuit is clock enabled in a way that reduces the overall activity of the circuit, the toggle rate might need to be reduced. More information on methods to determine toggle rate are found in *Xilinx Power Estimator User Guide* (UG440).

For I/O Output Load, enter a capacitive load for each design output. It affects the dynamic power of the driven output. The Output Load value is primarily made from the sum of the individual input capacitance of each device connected to that output. The input capacitance is described in the device data sheets.

Step 7: Analyze the Results and Constrain the Design

Update Steps 1 through 6, if necessary, and after completing these steps, analyze the results.



Figure 15: Summary Panel

- 1. The Total On-Chip Power reported is the maximum power for the design and should not exceed the power budget. Analyze if this power is within the desired power and thermal budget for the project. If higher than the budget, adjustments should be made to the resource and power characteristics of the design until an acceptable result is reached.
- 2. Analyze the various trade-offs to derive the desired functionality with a tighter power budget. The best time to explore these options is early in the design process. After all the data is entered and the design is operating within the thermal limits of the selected device temperature grade, use the power reported by XPE to specify the rails and thermal design adjustments. Depending upon your confidence in the data entered, additional margin of values can help circumvent the possibility of under designing the system for the device selected.
- 3. Use the Total On-Chip Power value in thermal simulations to model the entire system including the device heat sink, board, other heat sources, case closure, and airflow patterns. Various uncertainties including the thermal model, SYSMON error, power estimation, heat sink, fan, TIM, and PCB irregularities need to be accounted for to build margin in the simulations and to calculate the maximum T_J. To provide a more accurate environment setting, derive an effective θ_{JA} and local ambient values to feed back into the XPE spreadsheet. Ensure that the maximum T_J is not exceeded. Periodically update XPE while the design matures to check that the power and thermal margins are still adequate.

There are three factors that describe the thermal design:

- T_J: Junction temperature.
- T_A: Ambient temperature.
- P_D: Power dissipation.

This is shown in the following equation:

$$\theta_{JA} = (T_J - T_A) / P_D$$

 θ_{JA} represents this relationship in a Celsius per watt (C/W) value. For every watt dissipated, the junction temperature increases by a known value. This value can be reduced by improving the effectiveness of the thermal solution. For designs that exceed junction temperature, and changes to the thermal solution are not possible, one of these attributes *must* be changed:

• T_J: If possible select a high temperature grade or utilize the excursion to 110°C. For more information, see *Extending the Thermal Solution by Utilizing Excursion Temperatures* (WP517).

Seven Steps to an Accurate Worst-Case Power Analysis using the Xilinx Power Estimator

- T_A: Can the ambient temperature of the product be reduced?
- P_D: Reduce the power of the design. Reduce toggling, investigate clock gating, or move to a low-voltage part which can reduce power by up to 30%.

For devices available in lidless packages, this can reduce the θ_{JA} because there is a lower thermal resistance to the user solution. This should be investigated, where possible.

4. After the power budget is defined, constrain the Vivado development using the power Xilinx design constraints (XDC). The XDC constraints are generated by selecting the XDC Constraints file type. In the dialog box, select **XDC Constraints** and specify a file name. Add the constraints to the XDC file of the project to allow the report_power command to analyze the design and report the margin based on the power budget defined at the estimation stage. The goal is to keep the power in compliance even when the application is run on hardware, reducing any added cost or delay to the product.

E XILIN	Xintex® Ultra	ilinx Power Estin Scale+™, Virtex®	nator (XPE) - 2019.2.1) UltraScale+, Zynq® UltraScale+	Release: 11-Dec-2019		
1	3	Export as XPE Exchan	nge, Power Report or XPA Settings			×
Import File	Export File Quick Est	$\leftarrow \rightarrow \land \uparrow $ 🗎	> This PC > Documents	・ ひ Search Doct	uments	Q
Project		Organize - New 1	folder		•	0
Settings		This PC	^ Name ^	Date modified	Туре	^
	Device	🔓 3D Objects	📕 _msidata	4/15/2019 10:53 A	File folder	
Family	Virtex UltraScale+	늘 Desktop	📜 car	10/17/2018 12:57	File folder	
Device	XCVUBP	Documents	Custom Office Templates	4/25/2018 4:13 PM	File folder	
Package		Downloads	Diablo Package Flight Time	3/26/2019 1:04 AM	File folder	
Fackage	FFVC1517	Nusic	DRC_projects	4/15/2019 12:20 PM	File folder	
Speed Grade	-2L (0.72V)	D'sheet	Everest Package Flight Time	3/26/2019 2:04 AM	File folder	
Temp Grade	Extended	Pictures	Adfc	8/22/2018 5:03 PM	File folder	
Process	Maximum	Videos	HLDRC6.5_ESDM_win64	6/6/2018 6:33 PM	File folder	~
Voltage ID Used		🐛 Windows (C:)	v <			>
Characterization	Production (+ 15% accuracy)	File name:				~
Characterization	rioduction (2 10% accuracy)	Save as type: T	ext Power Report (*.pwr)			~
Er	nvironment	Authors: X	ext Power Report (*.pwr) IPE Exchange (*.xpe)			
Junction Temperature	User Override		DC Constraints (*.xdc)			
Ambient Temp	25.0 °C	∧ Hide Folders		Tools Save	Cane	cel

5. The final step is to add the total power (W) required in the Total Power Budget dialog.

XDC Total Power Budget	×
Change the total power budget value for the XDC constraint below, or leave as the default XPE total on-chip power.	
Total Power Budget 10 W	
ОК	

Conclusion

Accurate power estimations are made using the Xilinx Power Estimator tool when accurate data is entered. During the early stages of system design, determining the exact power requirement can be a challenge. However, with the seven steps discussed in this application note, the issues are broken down into smaller, easier to define and understand phases that allow for improved data entry and improved data accuracy. After a power estimation has being finalized, it will directly impact all aspects of the product design, such as power delivery, board, thermal solution, and potentially mechanics. Ensuring that the original power estimation is adhered to is critical for a successful and fast time to market. Any deviation from the power estimation should be acted on as early as possible to reduce impact on the design cycle.

References

These documents provide supplemental material useful with this guide:

- 1. UltraScale[™] and UltraScale+[™] device data sheets:
 - Kintex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics (DS892)
 - Virtex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics (DS893)
 - Kintex UltraScale+ FPGAs Data Sheet: DC and AC Switching Characteristics (DS922)
 - Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics (DS923)
 - Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925)
 - Zynq UltraScale+ RFSoC Data Sheet: DC and AC Switching Characteristics (DS926)

Revision History

The following table shows the revision history for this document.

Section	Revision Summary						
11/16/2020 Version 1.0							
Initial release.	N/A						

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage

EXILINX®

(including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://

AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

Copyright

© Copyright 2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.