



PRODUCT SELECTOR GUIDE

October 2024

Lattice Semiconductor: The Low Power Programmable Leader



CONTENTS	
FPGA Products	4-6
Video Connectivity	7-8
Control & Security	9-11
Ultra Low Power	12
Power and Thermal Management Products	13
FPGA and CPLD Design Software	14
Solution Stacks	15-22
IP Cores and Reference Designs	23-27
Development Kits	28-39
Programming Hardware	40

Lattice Semiconductor: The Low Power Programmable Leader

General Purpose FPGAs

Low Power FPGAs (CertusPro-NX, Certus-NX, ECP, and LatticeXP2 families)

Addresses a broad range of connectivity and acceleration applications across multiple markets.

- Lowest power and smallest package with up to 10G SERDES and 100K LCs
- Industry-leading reliability and efficient processing (with class-leading on-chip memory and LPDDR4 support)

Specialized Families Tailored For Specific Needs

Video Connectivity FPGAs (CrossLink Families)

Optimized for high speed video and sensor applications

- First FPGA with hardened MIPI D-PHY
- Highest performance at lowest power

Ultra Low Power FPGAs (iCE40 Families)

World's lowest power FPGAs; Optimized for small form factor

- Static current as low as 25 uA
- World's most popular ultra low power FPGA

Control & Security FPGAs (Mach & L-ASC10 Families)

Optimized for platform management & security applications

- Instant-on, non-volatile
- Highest I/O density

Lattice sensAI[™] Solution Stack

Accelerate Integration of Flexible, Ultra Low Power Inferencing

With solutions optimized for ultra low power consumption (under 1 mW – 1 W), small package size (5.5 mm2 – 100 mm2), customizable performance and accuracy, and interface flexibility (MIPI CSI-2, LVDS, GigE, etc.), the Lattice sensAI stack accelerates integration of scalable, always-on, on-device AI.

Lattice mVision[™] Solution Stack

Accelerate Implementation of Low Power Embedded Vision Applications

With solutions optimized for low power consumption ranging from under 150 mW to 1 W and small package size (2.5 x 2.5 mm to 10 x 10 mm) the Lattice mVision solution stack provides customizable performance and flexible interface connectivity (MIPI CSI-2, LVDS, PCIe, GigE, etc.). Lattice's mVision solution stack accelerates the integration of scalable Embedded Vision solutions for Smart Factory, Machine Vision, Smart City, and Smart Home applications.

Lattice Sentry[™] Solution Stack

Software Solution for Platform Firmware Resiliency (PFR) Root of Trust

The Lattice Sentry solution stack consists of a complete reference platform, fully validated IP building blocks, easy to use FPGA design tools, reference design/demonstrations, as well as a network of custom design services. In many instances, a fully functioning PFR solution can be developed by modifying the included RISC-V C source code.

Lattice Automate[™] Solution Stack

Lattice Automate helps designers accelerate high performance, low power, secure solutions for next generation factory automation solutions. The stack includes modular hardware development boards and software-programmable reference designs and demos that simplify and accelerate implementation of applications like robotics, scalable multi-channel motor control with predictive maintenance, and real-time industrial networking.

Lattice SupplyGuard™

End-to-End Supply Chain Protection Service

The Lattice SupplyGuard[™] service provides customers with factory-locked ICs. These ICs can only be programmed using a configuration bitstream which has been developed, signed and encrypted by the intended customer. The solution is designed to provide protection against counterfeiting, over-building, malware insertion and IP theft.

For more information go to LATTICESEMI.COM

General Purpose FPGAs

Fe	atures		Avant-AT-E			Avant-AT-G			Avant-AT-X		
D	evice	E30	E50	E70	G30	G50	G70	X30	X50	X70	
System Logic Cells	(k)	262	409	637	262	409	637	262	409	637	
Look-Up-Tables (k l	LUTs)	163	255	397	163	255	397	163	255	397	
	Blocks	400	630	990	400	630	990	400	630	990	
EBR SRAM	Mbits	14.4	22.7	35.6	14.4	22.7	35.6	14.4	22.7	35.6	
Distributed RAM	kbits	1700	2660	4140	1700	2660	4140	1700	2660	4140	
DSP Blocks	18 x 18 Multipliers	700	1120	1800	700	1120	1800	700	1120	1800	
Dol Diocks	8 x 8 ¹ Multipliers	2800	4480	7200	2800	4480	7200	2800	4480	7200	
High Frequency Os	cillator		1			1			1		
GPLL		7	9	11	7	9	11	7 9 11			
External Memory In	terface	L	PDDR4 / DDF	R4	L	PDDR4 / DDF	84	LPDD	0R4 / DDR4 / I	DDR5	
SerDes Maximum S	peed (Gbps)					12.5			25		
SerDes Protocols					PCle	Gen 1 / 2 / 3,	10GE	PCle G	ien 1 / 2 / 3 / 4	l, 25GE	
Security						eam Encryptic Authenticatior		Avant-G f	eatures + Use	er Security	
Temperature			C,I		C,I				C,I		
	Package type, #Balls, Size)	Total I/C	D ² (Wide Ran Performance	ge, High)	Total I/C Perfo	D ² (Wide Ran ormance) / Se	ge, High erDes		D ² (Wide Rang ormance) / Se		
ASG (FOWLP) 41	0 11 x 9 mm	247 (94, 153)			196 (43, 153) / 4			196 (43, 153) / 4			
CSG (FCCSP) 48	4 12 x 12 mm					218 (43, 175) / 8			218 (43, 175) / 8		
CSG (FCCSP) 84	1 15 x 13 mm			520 (94, 408)			303 (43, 260) / 8			303 (43 260) / 8	
	Package type, #Balls, Size)	Total I/C	D ² (Wide Ran Performance	ge, High)	Total I/0 Perfo	D ² (Wide Ran ormance) / Se	ge, High erDes	Total I/C Perfo	D ² (Wide Rangormance) / Se	ge, High erDes	
CBG (FCCSP) 48	4 19 x 19 mm	329 (94, 235)	329 (94, 235)	349 (94, 255)							
	G (FCBGA) 484 19 x 19 mm				218 (43,	218 (43,		218 (43, 175) / 8	218 (43,		
BG (FCBGA) 48	4 19 x 19 mm				175) / 8	175) / 8		110,10	175) / 8		
1.0 mm Spacing (4 19 x 19 mm Package type, #Balls, Size)		D ² (Wide Ran Performance		Total I/C	^{175) / 8} D ² (Wide Ran ormance) / Se		Total I/C	¹⁷⁵⁾⁷⁸ D ² (Wide Rang ormance) / Se		
1.0 mm Spacing (Package type, #Balls, Size)				Total I/C	D ² (Wide Ran		Total I/C	D ² (Wide Ran		

1) One 18 x 18 multiplier fractures into four 8 x 8 multipliers 2) WRIO (3.3V. 2.5V, 1.8V, 1.2V) and HPIO (1.8V, 1.2V, 1.1V, 1.0V, 0.9V) single ended I/O standard support

General Purpose FPGAs

Fea	tures			Certus	s™-NX		CertusF	Pro™-NX	
De	evice		LFD2NX-9	LFD2NX-17	LFD2NX-28	LFD2NX-40	LFCPNX-50	LFCPNX-100	
Logic Cells ¹ (k)			9	17	28	39	52	96	
	Blocks	S	15	24	58	84	96	208	
EBR SRAM	kbits		270	432	1054	1512	1728	3744	
Distributed RAM	kbits		80	80	240	240	344	639	
	Blocks	S	3	5	2	2	4	7	
Large RAM (LRAM)	kbits		1536	2560	1024	1024	2048	3584	
DSP Blocks	18 x 1	8 Multipliers	12	24	40	56	96	156	
PCIe Hard IP					1 (Gen2, 5 Gbps)	1 (Gen2, 5 Gbps)	1 (Gen3, 8 Gbps)	1 (Gen3, 8 Gbps)	
PCIe Lanes					1	1	4	4	
SERDES maximum	speed	Gbps			5	5	10 ⁵	10 ⁵	
SGMII (1.25 Gbps)	Lanes		2	2	2	2	2	2	
GPLL			2	2	3	3	3	4	
ADC Blocks			2	2	2	2	2	2	
450 MHz High Freq	uency Os	cillator	1	1	1	1	1	1	
128 KHz Low Powe	r Oscillat	or	1	1	1	1	1 1		
DDR Memory Supp	ort (Up to	o 1066 Mbps)		LPDDR2,	DDR3/3L		LPDDR4, LPDDR2, DDR3/3L		
Boot Flash				Exte		External			
Dual Boot				~		√			
Multiple Boot				~	\checkmark				
Bitstream Encrypti	on (AES-2	256)		~	v	/			
Bitstream Authentic	cation (EC	CDSA)		~	\checkmark				
Full-chip Configura	tion Time	e² (ms)	8	8	14	14	29	29	
I/O Configuration T	ime² (ms)		3	3	3	3	4	4	
Core Vcc				1.0) V		1.0	0 V	
Temperature				C, I	I, A			I, A	
0.5 mm Spacing (Pa	ackage typ	e, #Balls, Size)	Tota	I/O (Wide Range, High P	Performance, ADC ³) / PC	le Lane		e, High Performance, RDES Lanes	
csfBGA	121	6 x 6 mm	77 (23, 48, 6) / 04	77 (23, 48, 6) / 04	81 (23, 58, 0) / 14	81 (23, 58, 0) / 14			
ASG256	256	9 x 9 mm		· ·			165 (75, 84, 6) / 4 ⁴	165 (75, 84, 6) / 44	
0.8 mm Spacing (Pa	ackage tvp	e. #Balls. Size)	Tota	I/O (Wide Range, High P	Performance ADC ³) / PC	ie Lane		e, High Performance,	
		12 x 12 mm	77 (23, 48, 6) / 04	77 (23, 48, 6) / 0 ⁴	156 (92, 58, 6) / 0 ⁴	156 (92, 58, 6) / 04	ADC ³)/SE	RDES Lanes	
caBGA		14 x 14 mm	11 (23, 40, 0) / 0'	11 (23, 40, 0) / 0	191 (111, 74, 6) / 1 ⁴				
CBG256		14 x 14 mm			131 (111, 74, 0)/ 1	131 (111, 74, 0)/ 1	165 (75, 84, 6) / 4 ⁴	165 (75, 84, 6) / 4 ⁴	
BBG484		19 x 19 mm					269 (167, 96, 6) / 4 ^{4,6}		
							· · · · · ·	305 (167, 132, 6) / 84 je, High Performance,	
1.0 mm Spacing (Paci	kage type,	#Balls, Size)	Tota	I/O (Wide Range, High P	erformance, ADC ³) / PC	le Lane		RDES Lanes	
BFG484	484	23 x 23 mm					269 (167, 96, 6) / 47	305 (167, 132, 6) / 47	
LFG672	672	27 x 27 mm						305 (167, 132, 6) / 8	

Logic Cells = LUTs x 1.2 effectiveness
 QSPI mode at 150 MHz nominal frequency
 Each ADC pin count reflects using dedicated complement pair and vRef
 Commercial, Industrial, Automotive (AEC-Q100)
 8 Gbps for Automotive Grade
 SERDES speed up to 6.25 Gbps
 7) SERDES speed up to 5.5 Gbps

FPGA Products

General Purpose FPGAs

	Featu	res	EC	CP5TM-	5G	ECP	5 Auton	notive				ECP5™	И				Latti	ceECP3	гм	
	Devi	ce	LFE5UM5G-25	LFE5UM5G-45	LFE5UM5G-85	LAE5UM-25	LAE5UM-45	LAE5U-12	LFE5UM-25	LFE5UM-45	LFE5UM-85	LFE5U-12	LFE5U-25	LFE5U-45	LFE5U-85	LFE3-17EA	LFE3-35EA	LFE3-70EA	LFE3-95EA	LFE3-150EA
	LUT	s	24 k	44 k	84 k	24 k	44 k	12 k	24 k	44 k	84 k	12 k	24 k	44 k	84 k	17 k	33 k	67 k	92 k	149 k
		# of Blocks	56	108	208	56	108	32	56	108	208	32	56	108	208	38	72	240	240	372
EBR SRAN	//	kbits	1008	1944	3744	1008	1944	576	1008	1944	3744	576	1008	1944	3744	700	1,327	4,420	4,420	6,850
Distrib RA	М	kbits	194	351	669	194	351	97	194	351	669	97	194	351	669	36	68	145	188	303
sysDSP™ Blocks		Multipliers	28	72	156	28	72	28	28	72	156	28	28	72	156	24	64	128	128	320
SERDES		Max. Chan.	1/2	2		1/2	2/4	0	1/2	2		0		0			4		2	16
		Max. Rate		5 Gbps			3.2 Gbp					3.2 Gbps						3.2 Gbps		
PLL + DLL			2+2		+4	2+2	4+4	2+2	2+2	4-	⊦4	2+2	2+2	4-	+4	2+2	4+2		10+2	
DDR Suppo	ort		LP	DR3 80 DDR3 8 DR3L 80	00,	LP	DR3 80 DDR3 8 DR3L 8	00,		DDR3	300, LPI	DDR3 8	00, DDF	R3L 800		DD	R3 800,	DDR2 53	33, DDR	400
Boot Flash	ı		E	xternal		E	xternal					Externa	I					External	l	
Dual Boot				\checkmark			\checkmark		\checkmark					√						
Multiple Bo	oot			\checkmark			\checkmark		\checkmark											
Bit-stream	Encryp	otion		\checkmark			\checkmark		\checkmark					√						
Core Vcc				1.2 V			1.1 V		1.1 V							1.2 V				
		С		\checkmark					✓							\checkmark				
Temp.		I		\checkmark								\checkmark						\checkmark		
		A (AEC-Q100)					\checkmark									\ \	/			
0.5 n	nm Spa	acing		Count ERDES	/		Count . ERDES	/					I/	O Coun	t / SER	DES				
TQFP	144	20 x 20 mm										98/0	98/0	98/0						
csfBGA	285	10 x 10 mm	118/2	118/2	118/2				118/2	118/2	118/2	118/0	118/0	118/0	118/0					
csBGA	328	10 x 10 mm														116/2				
0.8 n	nm Spa	cing		Count ERDES	/		Count ERDES	/					١/	O Coun	t / SER	DES				
	256	14 x 14 mm										197/0	197/0	197/0						
-	381	17 x 17 mm	197/2	203/4	205/4	197/2	203/4	197/0	197/2	203/4	205/4	197/0	197/0	203/0	205/0					
caBGA	554	23 x 23 mm		245/4	259/4					245/4	259/4			245/0	259/0					
	756	27 x 27 mm			365/4						365/4				365/0					
1.0 n	nm Spa	acing		Count ERDES	/		Count ERDES	/			_		1/	O Coun	t / SER	DES				
ftBGA	256	17 x 17 mm		-112-0		3	-112-0									133/4	133/4			
	484	23 x 23 mm														222/4	295/4	295/4	295/4	
-	672	27 x 27 mm															310/4	380/8	380/8	380/8
fpBGA	012																			

Video Connectivity

CrossLink Series – Embedded Vision FPGAs

Features						Cros	sLink™				CrossLir	nkPlus™
Device			LIF-MD6000-6UWG36	LIF-MD6000-6UMG64	LIF-MD6000-6MG81	LIF-MD6000-6JMG80	LIF-MD6000-6KMG80	LIA-MD6000-6MG81	LIA-MD6000-6JMG80	LIA-MD6000-6KMG80	LIF-MDF6000-6UMG64	LIF-MDF6000-6KMG80
LCs (k)							7		1		7	7
		Blocks					20				20	20
EBR SRAI	IVI	kbits					180				180	180
Distribute	d RAM	kbits					47				47	47
		Port	1				2				2	2
MIPI D-PH	IY	Lane	4	4 8								8
		Max Rate		1.5 Gbps								1.5 Gbps
GPLL							1				1	1
Edge Cloc	:k		2				4				4	4
Boot Flas	h					Ext	ternal				Internal	Internal
Dual Boot						Ex	ternal				External	External
Internal C	onfigura	tion Memory				N	VCM				Flash	Flash
Temp		С			\checkmark						√	√
remp		1			\checkmark						\checkmark	\checkmark
		A (AEC-Q100)						\checkmark	\checkmark	\checkmark		
	0.4 mm F	Pitch				I/O (Low Spe	ed/High Speed	(b			1/0	(L/H)
WLCSP	36	2.5 x 2.5 mm	17/10									
ucfBGA	64	3.5 x 3.5 mm		29/22							29/22	
	0.5 mm					I/O (Low Spe	ed/High Speed	·			I/O ((L/H)
csfBGA	81	4.5 x 4.5 mm			37/30			37/30				
	0.65 mm					I/O (Low Spe	ed/High Speed	(k			I/O ((L/H)
ctfBGA	80	6.5 x 6.5 mm				37/30			37/30			
ckfBGA	80	7 x 7 mm					37/30			37/30		37/30

Video Connectivity

CrossLink Series – Embedded Vision FPGAs

Features	5			CrossLi	nk™-NX									
Device			LIFCL-17	LIFCL-33	LIFCL-33U	LIFCL-40								
LCs (k)			17	33	33	39								
EBR SRA		Blocks	24	64	64	84								
EBR SRA		kbits	432	1152	1152	1512								
Distribute	ed RAM	kbits	80	220	220	240								
Large Memory		Blocks	5	5	5	2								
(LRAM)		kbits	2560	2560	2560	1024								
sysDSP™	M Blocks	18 x 18	24	64	64	56								
		Ports	2	-	-	2								
MIPI D-PH	НҮ	Lanes	8	-	-	8								
PCIe (5 G	ibps)	Lanes	-	-		1								
USB 2.0 /	/ USB 3.2 (5 Gbps)	-	-	1/1	-								
GPLL			2	3										
Boot Flas	sh			Exte	ernal									
Dual Boo	t		External											
Multiple E	Boot		\checkmark											
Bit-strear	m Encrypti	ion		v	/									
		С	\checkmark	\checkmark	\checkmark	\checkmark								
Temp		I	\checkmark	\checkmark	\checkmark	\checkmark								
		A (AEC-Q100)	\checkmark			\checkmark								
	0.4 mm	n Pitch	Total	I/O (Wide Range, High Performan	ce, ADC ¹) (D-PHY Quads ² , PCIe	Lane ³)								
WLCSP	72	3.7 x 4.1 mm	45 (15, 24, 6) (1, 0)											
	0.5 mn	n Pitch	Total	I/O (Wide Range, High Performan	ce, ADC ¹) (D-PHY Quads ² , PCIe	Lane ³)								
QFN	72	10 x 10 mm	46 (18, 22, 6) (1, 0)			45 (17, 22, 6) (1, 0)								
WLCSP	84	3.1 x 7.3 mm		60 (34 , 26, 0) (0, 0)	44 (17, 27, 0) (0, 0)									
csfBGA	121	6 x 6 mm	77 (23, 48, 6) (2, 0)			77 (23, 48, 6) (2, 0)								
csBGA	289	9.5 x 9.5 mm				179 (99 , 74, 6) (2, 1)								
	0.65 m	m Pitch	Total	I/O (Wide Range, High Performan	ce, ADC ¹) (D-PHY Quads ² , PCIe	Lane ³)								
fcCSP	104	5.5 x 8.5 mm			52 (20, 32, 0) (0, 0)									
	0.8 mn	n Pitch	Total	I/O (Wide Range, High Performan	ce, ADC ¹) (D-PHY Quads ² , PCIe	Lane ³)								
	256	14 x 14 mm	77 (23, 48,6) (2, 0)			162 (82, 74, 6) (2, 1)								
caBGA	400	17 x 17 mm				191 (111, 74, 6) (2, 1)								

Each ADC pin count reflects using dedicated complement pair and vRef
 Each D-PHY quad consists of 4 D-PHY data lanes
 Each PCIe lane consists of a Tx and Rx complement pair

Control and Security

MachXO5-NX - Secure, Control Bridging and I/O Expansion FPGAs

	Features				MachXO5™-NX		
	Device		LFMXO5-15D	LFMXO5-25	LFMXO5-55T	LFMXO5-55TD	LFMXO5-100T
Logic Cells¹ (k)			14	27	53	53	96
		Blocks	20	80	166	166	208
EBR SRAM		kbits	360	1,440	2,988	2988	3,744
Distributed RAM		kbits	95	184	320	320	639
		Blocks	1	1	5	5	7
Large RAM (LRA	M)	kbits	512	512	2,560	2,560	3,584
Multipliers		18 x 18	16	20	146	146	156
PCIe Hard IP			0	0	1	1	1
PCIe Lanes			0	0	2	2	2
SERDES maxim	um speed	Gbps	0	0	5	5	5
SGMII (1.25 Gbp	s) CDR Hard IP		2	2	2	2	2
SGMII (1.25 Gbp	s) Lanes		2	2	2	2	2
GPLL			2	2	4	4	4
ADC Blocks			2	2	2	2	2
450 MHz High Fr	equency Oscill	ator	1	1	1	1	1
128 KHz Low Po	wer Oscillator		1	1	1	1	1
DDR Memory Su	pport (Up to 10	66 Mbps)	DDR3/3L	DDR3/3L	DDR3/3L, LPDDR4	DDR3/3L, LPDDR4	DDR3/3L, LPDDR4
Non-Volatile Co	nfig Memory		Yes	Yes	Yes	Yes	Yes
On-chip Multi-Bo	oot		2	3	3	3	3
User Flash Memo	ory (kb)			9,216 ² / 15,360 ²	56,832 ² / 79,872 ²		56,832 ² / 79,872 ²
Bitstream Encry	ption		AES-256	AES-256	AES-256	AES-256	AES-256
Bitstream Auther	ntication		ECDSA-384	ECDSA-256	ECDSA-256	ECDSA-384	ECDSA-256
Core Vcc			1.0 V	1.0 V	1.0 V	1.0 V	1.0 V
		С	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Temp.		I	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
		A (AEC-Q100)					
0.8 mm Spacing	(Package type,	#Balls, Size)		Total I/O (Wide Rang	ge, High Performance) / A	ADC ³ / SERDES Lanes	
BBG256	256	14 x 14 mm	199 (159, 40) / 6 / 0	199 (159, 40) / 6 / 0			
BBG400	400	17 x 17 mm	299 (251, 48) / 6 / 0	299 (251, 48) / 6 / 0	291 (159, 132) / 6 / 2	291 (159, 132) / 6 / 2	291 (159, 132) / 6 / 2

Logic Cells = LUTs x 1.2 effectiveness
 Initialize 100% of memory / Initialize 0% of memory

3) Dedicated inputs for ADC

Mach-NX & MachXO3/3D - Secure, Control Bridging and I/O Expansion FPGAs

	Featu	res	Mach™-NX	Mach	KO3D™			Mach)	(O3L™					MachX	O3LF™		
	Devid	ce	LFMNX-50	LCMX03D-4300	LCMXO3D-9400	LCMXO3L-640	LCMXO3L-1300	LCMX03L-2100	LCMX03L-4300	LCMXO3L-6900	LCMXO3L-9400	LCMXO3LF-640	LCMX03LF-1300	LCMXO3LF-2100	LCMXO3LF-4300	LCMXO3LF-6900	LCMXO3LF-9400
	LUT	Ś	 11280 ⁸	4300	9400	6 40	1300	2100	4300	6900	9400	6 40	1300	2100	4300	6900	9400
EBR SF	RAM	# of Blocks	48	10	48	7	7	8	10	26	48	7	7	8	10	26	48
	kbit	s	432	92	432	64	64	74	92	240	432	64	64	74	92	240	432
Distrib.	RAM	kbits	73	34	73	5	10	16	34	54	73	5	10	16	34	54	73
UFN	Λ	kbits	1064/26694	367/11224	1088/26934							64	64	80	96	256	448
Config	uratior	n Memory	Dual Flash	Dual Flash	Dual Flash			Interna	al NVM		-			Fla	ash	-	
I	Dual B	oot	√6	、 、	/6			V	5					V	/5		
Embedde	ed Func	ction Blocks	I²C (2	?), SPI (1), Tin	ner (1)		I ² C	(2), SPI (1), Time	r (1)			I ² C	(2), SPI ((1), Time	r (1)	
Crypto K	Key Stre	ength (bits)	384	256	256												
		1 V	~														
Core \	/cc	1.2 V			\checkmark			v	/					`	/		
		2.5 - 3.3 V		\checkmark	\checkmark				\checkmark						\checkmark		
		A (AEC- Q100)		\checkmark	\checkmark							√					
Tem	р.	С	\checkmark	\checkmark	\checkmark			v	/		-			Ň	/		
-	-	I	\checkmark	\checkmark	\checkmark			v	/						/		
0.4	mm Sp	pacing															
	36 ¹	2.5 x 2.5 mm					28						28				
WLCSP	49 ¹	3.2 x 3.2 mm						38						38			
		3.8 x 3.8 mm							63						63		
	mm Sp	pacing							Total I	/0							
QFN	72	10 x 10 mm		58	58			20						20			
(7.5.1	121 ¹	6 x 6 mm					10	00	206				10	00	206		
csfBGA	256 ¹	9 x 9 mm						20	200	281				2	200 68 ⁷	281	
sBGA	324 ¹	10 x 10 mm 8 x 8 mm						20		201			10)47		201	
TQFP	100	14 x 14 mm											797	/ -			
		pacing							Total I	/0							
WLCSP		5.2 x 6.2 mm			58												
0.8	mm Sp	pacing							Total I	/0							
	256	14 x 14 mm	188	2067	2067			20	16 ²		206 ³			2067		206 ²	206
D.C.	324	15 x 15 mm							279 ²					27	797	279²	
caBGA	400	17 x 17 mm			335				33	35 ²	335 ³				33	35 ²	335
	484	19 x 19 mm	378		3837						384 ³						384
1.00	0 mm S	Spacing							Total I	/0							
tBGA	256 ²	17 x 17 mm		206													

Package is only available for E=1.2 V devices.
 Package is only available for C=2.5 V/3.3 V devices.
 Package is available for both E=1.2 V and C=2.5 V/3.3 V devices.
 When Dual Boot is disabled, image space can be repurposed as extra UFM.

5) Dual Boot supported with external boot Flash.

6) Dual Boot is supported by on chip dual configuration flash memory.
7) Available in automotive grade
8) Shown in LCs

MachXO2 & LatticeXP2 Series – Bridging and I/O Expansion FPGAs

	Feature	es				N	lachXO2	тм						Lattice	XP2™		
	Devico	9	LCMXO2 - 256	LCMXO2 - 640	LCMXO2 - 640U	LCMXO2 - 1200	LCMXO2 - 1200U	LCMXO2- 2000	LCMXO2 - 2000U	LCMXO2 - 4000	LCMXO2 - 7000	LFXP2 - 5E	LFXP2 - 8E	LFXP2 - 17E	LFXP2 - 30E	LFXP2 - 40E	
EBR SRAM	LUTs	# of Blocks	256 0	640 2	640 7	1280 7	1280 8	2112 8	2112 10	4320 10	6864 26	5 k 9	8 k 12	17 k 15	29 k 21	40 k 48	
kbits		# OT BIOCKS	0	18	64	64	0 74	0 74	92	92	240	9 166	221	276	387	885	
Distrib. RAM		kbits	2	5	5	10	10	16	16	34	54	100	18	35	56	83	
UFM		kbits	0	24	64	64	80	80	96	96	256	10	10		50	03	
		18x18 Blocks	0	24	04	04	00	80	30	- 30	230	3	4	5	7	8	
sysDSP™ B	locks	Multipliers										12	16	20	28	32	
PLL + DLL		wultipliers				1	+2			2+2			+0	20	4+0	32	
	•							0000000	ימססקו			Z·		DDR/2 40	-		
DDR Support							DR 266, D ternal Fla		, LPUUR2	200				DDR/2 40 Iternal Fla			
Configuration	n wemory					11		sn					Iſ		ISN		
Dual Boot4 Bit-stream Ei	non <i>untic</i> -						\checkmark							√ √			
Embedded F		oke				120 (2)	SPI (1), 1	Timor (1)						V			
Empedded F		1.2 V				120 (2),	ZE & HE							\checkmark			
		1.8 - 3.3 V												~			
Core Vcc		2.5 - 3.3 V					ЦС							HC			
		2.5 - 3.5 V C		HC									HC √				
T		C		✓ ✓													
Temp.		A (AEC-Q100)	v	,			~					√ √					
	0.4 mm Sp		∨						Tot	al I/O			V				
	25	2.5 x 2.5 mm				18			18	an 1/0							
	36	2.5 x 2.5 mm				28			10								
WLCSP	49 ²	3.2 x 3.2 mm				20		38									
	81	3.8 x 3.8 mm						50		63							
ucBGA	64	4 x 4 mm	44							03							
UCBGA	0.5 mm Sp		44						Tot	al I/O							
	32	5 x 5 mm	21				21		104								
QFN	48	7 x 7 mm	40	40			21										
	84	7 x 7 mm	40	40						68							
	100	8 x 8 mm								00							
csBGA	132	8 x 8 mm	555	79 ⁵		104		104		104							
CODOA	1841	8 x 8 mm	33	13		104		104		150 ¹							
	104	0.011111								100		86					
csfBG4	132	8 x 8 mm						70				00					
csfBGA	132	8 x 8 mm	555	785		79		74									
csfBGA TQFP	100	14 x 14 mm	555	78 ⁵	107	79 107		79 111		114	114	1	00				
	100 144	14 x 14 mm 20 x 20 mm	555	785	107	79 107		79 111	Tot:	114 al I/O	114	1	00				
	100 144 0.8 mm Sp	14 x 14 mm 20 x 20 mm acing	555	785	107			111	Tota	al I/O		1	00				
	100 144 0.8 mm Sp 256	14 x 14 mm 20 x 20 mm acing 14 x 14 mm	555	785	107				Tota	al I/O 206	206	1	00				
TQFP	100 144 0.8 mm Sp 256 332	14 x 14 mm 20 x 20 mm acing 14 x 14 mm 17 x 17 mm	555	785	107			111		al I/O 206 274		1	00				
TQFP	100 144 0.8 mm Sp 256 332 1.0 mm Sp	14 x 14 mm 20 x 20 mm acing 14 x 14 mm 17 x 17 mm acing	555	78 ⁵	107		206	111 206		al I/O 206 274 al I/O	206 278		00	201			
TQFP	100 144 0.8 mm Sp 256 332 1.0 mm Sp 256	14 x 14 mm 20 x 20 mm acing 14 x 14 mm 17 x 17 mm acing 17 x 17 mm	555	785	107		206	111		al I/O 206 274	206	172	00	201			
TQFP caBGA	100 144 0.8 mm Sp 256 332 1.0 mm Sp	14 x 14 mm 20 x 20 mm acing 14 x 14 mm 17 x 17 mm acing	555	785	107		206	111 206		al I/O 206 274 al I/O	206 278		00	201	24	63	

Contact your Lattice sales representative for the support of the 184-ball csBGA package, available with the HE option only.
 Package is only available for E=1.2 V devices.
 Package is only available for C=2.5 V/3.3 V devices.
 Dual Boot supported with external boot Flash.
 Available in automotive grade

Ultra Low Power

iCE40 Series - World's Smallest FPGAs

	Fe	atures		E40 aLite	i	CE40 Ultr	а		i	iCE40 LF	•			iCE40 HX	(iCE Ultra	
	D	evice	UL640	UL1K	LP1K	LP2K	LP4K	LP384	LP640	LP1K	LP4K	LP8K	HX1K	HX4K	нх8к	UP3K	UP5K
	L	.ogic	640	1248	1100	2048	3520	384	640	1280	3520	7680	1280	3520	7680	2800	5280
	N	IVCM	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Sta	atic Pov	wer (µA)	35	35	71	71	71	21	100	100	250	250	296	1140	1140	75	75
	E	EBR	56 kb	56 kb	64 kb	80 kb	80 kb	0	64 kb	64 kb	80 kb	128 kb	64 kb	80 kb	128 kb	80 kb	120 kl
	SF	PRAM														0.5 Mb	1 Mb
		PLL	1	1	1	1	1			1	2	2	1	2	2	1	1
	l²C	C core	2	2	2	2	2									2	2
	SP	PI Core			2	2	2									2	2
\$	Strobe	(low)															
s	Strobe	(high)															
Low I	Power	Oscillator	1	1	1	1	1									1	1
High Fre	equend	cy Oscillator	1	1	1	1	1									1	1
2	24 mA	Drive	3	3	3	3	3		3	3 ³						3	3
100 m	A + 40	0 mA Drive	1	1													
5	500 mA	Drive			1	1	1										
Mult 16	x 16, A	Accum 32 bit			2	4	4									4	8
PV	VM Ge	nerator	Yes	Yes	Yes	Yes	No									Yes	Yes
0.3	5 mm \$	Spacing							fotal I/Os	(Dedica	ted I/Os) [,]	4,5					
	16	1.40 x 1.40 mm							11(1) ¹	11(1) ¹							
	16	1.40 x 1.48 mm		10	10												
WLCSP	25	1.71 x 1.71 mm															
	36	2.08 x 2.08 mm			27(1)	27(1)	27(1)										
0.4	4 mm S	spacing						1	Total I/Os	(Dedica	ted I/Os)	4,5					
WLCSP	30	2.15 x 2.55 mm														21	21
WLCSP	36	2.5 x 2.5 mm	26	26				27(2)		27(2) ¹							
	49	3 x 3 mm						39(2)		37(2) ¹							
ucBGA	81	4 x 4 mm								65(2)	65(2) ²	65(2) ²					
UCDGA	121	5 x 5 mm								97(2)	95(2)	95(2)					
	225	7 x 7 mm									180(2)	180(2)			180(2)		
0.5	5 mm S	Spacing							otal I/Os	(Dedica	ted I/Os)	4,5					
	32	5 x 5 mm						23(2)									
QFN	48	7 x 7 mm			39	39	39										39
	84	7 x 7 mm								69(2) ¹							
	81	5 x 5 mm								64(2) ¹							
csBGA	121	6 x 6 mm								94(2)							
	132	8 x 8 mm											97(2)	97(2)	97(2)		
VQFP	100	14 x 14 mm											74(2) ¹				
TQFP	144	20 x 20 mm											98(2)	109(2)			
0.8	8 mm S	spacing							ſotal I/Os	(Dedica	ted I/Os) [,]	1,5					
ooBC A	121	9 x 9 mm													95(2)		
caBGA	256	14 x 14 mm													208(2)		

No PLL available on the 16 WLCSP, 36 ucBGA, 81 csBGA, 84 QFN and 100 VQFP packages.
 Only one PLL available on the 81 ucBGA package.
 24 mA constant current sink available on the 16 WLCSP package only.
 Total I/Os include dedicated I/Os.
 Dedicated I/Os are defined to be pins that are dedicated and cannot be used by user logic after configuration.

Power and Thermal Management Products

Manage power, thermal & control planes in real time

			Power & Thermal Manage	ment
Fea	tures	L-ASC10	LPTM21	LPTM21L
Voltage Monitoring Inputs		10	10	10
Current Monitoring Inputs		2	2	2
Temperature Monitoring Inputs		2	2	2
Number of Trimming Channels		4	4	4
MOSFET Drives		4	4	4
On-Chip Non-Volatile Fault Log		√	√	\checkmark
Number of LUTs			1280	1280
Distributed RAM (kbits)			10	10
EBR SRAM (kbits)			64	64
Number of EBR Blocks (9 kbits)			7	7
Number of PLLs			1	1
Number of Macrocells				
Communication I/F		l ² C	I²C/JTAG	I2C/JTAG
Programming Interface		l ² C	I²C/JTAG	I ² C/JTAG
Operating Voltage		3.3 V	2.8 V to 12 V	2.8 V to 12 V
In-system Update Support		√	\checkmark	√
_	I	√	√	\checkmark
Temp.	AEC-Q100			
Package Options			Digital I/Os	
48-pin QFN (7 x 7 mm)		95		
237-Ball ftBGA (1 mm) (17 x 17 mm)			95 + 10 ⁴	
100-pin TQFP (14 x 14 mm)				
100-Ball caBGA (10 x 10 mm)				32 + 10 ⁶
48-pin TQFP (7 x 7 mm)				
32-pin QFN (5 x 5 mm)				
24-pin QFN (4 x 4 mm)				

1) POWR1220AT8 provides 6 (5 V Tolerant) digital inputs and 16 (5 V Tolerant) open-drain digital outputs 2) POWR1014 & PWOR1014A provide 4 (5 V Tolerant) digital inputs and 12 (5 V Tolerant) open-drain digital outputs 3) POWR607 & PWOR605 provide 2 (5 V Tolerant) digital inputs and 5 (5 V Tolerant) open drain I/O 4) LPTM21 provides 95 (3.3 V Tolerant) logic I/Os and 10 (5 V Tolerant) open-drain I/O

5) 5 V Tolerant open drain I/O

6) LPTM21L provides 32 (3.3 V Tolerant) logic I/Os and 10 (5 V Tolerant) open-drain I/O

FPGA and CPLD Design Software


Best in	Class					ispLEVER™		PAC-	Lattice
Design		Lattice Radiant (Subscription)	Lattice Radiant (Free)	Lattice Diamond™ (Subscription)	Lattice Diamond™ (Free)	Classic (Subscription)	iCEcube2™ (Free)	Designer (Free)	Propel (Free)
	Avant-E/G/X	√							\checkmark
	MachXO5-NX	√							√
	CertusPro-NX	√							~
	Certus-NX	\checkmark	√						\checkmark
	CrossLink			√	√				
	CrossLinkPlus			\checkmark	\checkmark				
	CrossLink-NX	\checkmark	\checkmark						
	ECP5UM5G			\checkmark					
	ECP5U			\checkmark	\checkmark				
	ECP5UM			\checkmark					
Device	LatticeECP3			\checkmark					
Families	LatticeECP2M/S			\checkmark					
	LatticeECP2S			\checkmark					
	MachXO/XO2/XO3			\checkmark	\checkmark				
	MachXO3D			\checkmark	\checkmark				\checkmark
	Mach-NX			\checkmark	\checkmark				√
	LatticeXP2			\checkmark	\checkmark				
	LatticeECP2			\checkmark	√				
	iCE40						√		
	iCE40 UltraPlus	√	\checkmark			√			
	ispMACH 4000B/C/V/ZE								
	Platform Manager 2			√	√				
	L-ASC10			√	√				
	Power Manager II							\checkmark	
	Design Exploration	√	√	√	√		√		
	VHDL & Verilog Support	√	√	\checkmark	√	√	√		
	Schematic Support	√	√	√	√	√			
	ABEL					√		\checkmark	
	Synopsys [®] Synplify Pro™ for								
	Lattice-Synthesis	√	~	√	\checkmark	√			
Software	Lattice Synthesis Engine (LSE)	FPGA only	FPGA only	MachXO/XO2/ XO3/XO3D Lattice ECP2/ ECP3/ECP5/ ECP5-5G/ ECP2M/XP2	MachXO/XO2/ MachXO3/XO3D LatticeECP2/ ECP5U/XP2	ispMACH 4000 only	√		
Features	Embedded Security Block			FPGA only					
	Security / Encrypted Bit-Stream	√	CrossLink-NX	√					
	IP and Module Configuration	\checkmark	√	√	√	Module Only	Module Only		
	Power Estimation & Calculation	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark		
	Propel Builder								\checkmark
	Propel SDK								√
	Timing Analysis	√	√	√	√	√	√		
	Floorplanning	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		
	On-Chip Debug	\checkmark	\checkmark	\checkmark	\checkmark	ispXPGA Only			
	TCL Scripting Dictionaries	√	\checkmark	\checkmark	√				
	Mentor ModelSim® Lattice FPGA Edition	~	√	√	√	~	~		
	Windows (64 bit)	Window	vs 10/11	Wind	ows 10	Window	vs 7/10		Windows 10
Operating Systems	Linux	RHEL v7.7	7 and v8.4	RHEL v	6 and v7		RHEL v6		RHEL v7.7 and v8.4
0,000/10	Ubuntu	v10.08 and	v20.04 LTS						v20.04 LTS
Licensing &	License Terms	One Year, Renewable	One Year , Renewable	One Year, Renewable	One Year, Renewable	One Year, Renewable	One Year, Renewable		One Year, Renewable
Updates	Node-Locked License	√	\checkmark	√	√	√	\checkmark		\checkmark
	Floating License	√	√	\checkmark	\checkmark	√			

Solution Stack – Lattice sensAI

Ultra Low Power Lattice sensAl[™] Stack

Delivering Milliwatt AI to the Edge with Flexible FPGAs

With solutions optimized for ultra low power consumption (under 1 mW – 1 W), small package size (5.5 mm² – 100 mm²), customizable performance and accuracy, and interface flexibility (MIPI CSI-2, LVDS, GigE, etc.), the Lattice sensAI stack accelerates integration of scalable, always-on, on-device AI.



Complete technology stack for ultra low power flexible inferencing

Training Dataset Training Scripts	Trained Model NN Compiler Quantized Weights and Instructions
FPGA Design	FPGA Bitstream
System Interface	
	Lattice sensAl Components Lattice FPGA Design Tools ML Framewor

Rapid design space exploration - Performance vs Power vs Accuracy tradeoffs

Lattice sensAl Hardware

Platforms	 CrossLink-NX VIP Sensor Input Board Key Features: Seamless connectivity to the Embedded Vision Development Kit Optimized for fast prototyping vision-based AI acceleration
	 Embedded Vision Development Kit Key Features: ECP5™ FPGA consuming under 1 W of power consumption Supports MIPI CSI-2, eDP, HDMI®, GigE Vision, USB 3.0, etc.
	 HM01B0 UPduino Shield Key Features: A complete development kit for implementing AI using vision and sound as sensory inputs iCE40 UltraPlus FPGA based Upduino 2.0 board and HiMax image sensor module

Lattice sensAl IP Cores

IP Core	OPN	Key Features
CNN Compact Accelerator	CNN-CPACCEL-UP-U	Optimized for iCE40 UltraPlus FPGA, supports variable quantization
CNN Accelerator	CNN-ACCEL-E5-U	Optimized for ECP5 FPGA, supports variable quantization
CNN Plus Accelerator	CNNPLUS-ACCEL-CNX-U	For use with CrossLink-NX FPGA, supports compact and high performance modes

Lattice sensAl Software Tools

Software Tool	Key Features
Neural Network Compiler	Supports TensorFlow, Keras and Caffe. No prior RTL experience required.

Lattice sensAl Reference Designs

Reference Design/Demo	Supported FPGA, HW Platform	Power Consumption
Human Face Identification	ECP5, Embedded Vision Development Kit	< 1 W
Object Counting	ECP5, Embedded Vision Development Kit	< 1 W
Object Counting CrossLink-NX, CrossLink-NX VIP Sensor Input Board		200 mW
Human Presence Detection	iCE40 UltraPlus/HiMax HM01B0 UPduino Shield	< 8 mW
Key Phrase Detection	iCE40 UltraPlus, iCE40 UltraPlus Mobile Development Platform	< 8 mW

Lattice sensAI Stack Custom Design Services

Have custom AI solution needs? The senseAI stack includes an ecosystem of select, global design service partners that can deliver custom solutions for a range of end applications, including Smart Home, Smart City, Smart Factory, and Smart Cars. Please contact your local sales representative to request more information.

Lattice mVision[™] Solution Stack


Accelerate Implementation of Low Power Embedded Vision Applications

With solutions optimized for low power consumption ranging from under 150 mW to 1 W and small package size (2.5 x 2.5 mm to 10 x 10 mm) Lattice mVision solution stack provides customizable performance and flexible interface connectivity (MIPI CSI-2, LVDS, PCIe, GigE, etc.). Lattice's mVision solution stack accelerates the integration of scalable Embedded Vision solutions for Smart Factory, Machine Vision, Smart City, and Smart Home applications.



Lattice mVision Hardware Platforms

The Lattice mVision solution stack uses the award-winning Video Interface Platform (VIP) (www.latticesemi.com/vip) which is the ideal hardware for Embedded Vision designs and it provides a highly flexible, smart modular solution for Embedded Vision designers who need to build a prototyping system quickly.



Solution Stack – Lattice mVision

Lattice mVision IP

<u>^</u>	
CSI-2/DSI D-PHY Receiver	FPD-LINK Receiver
CSI-2/DSI D-PHY Transmitter	FPD-LINK Transmitter
Byte to Pixel Converter	Color Space Converter
Pixel to Byte Converter	Video Frame Buffer
SubLVDS Image Sensor Receiver	Gamma Corrector
	2D Scaler

Lattice mVision Partner IP

Helion IONOS Image Signal Processing (ISP)	
Bitec DisplayPort IP	
Helion GigE Vision IP	

Lattice mVision Design Tools

Lattice's mVision solution stack uses Lattice's standard Radiant and Diamond FPGA design tools for ease of use and fast system design.





Lattice mVision Reference Designs

N Input to 1 Output MIPI CSI-2 Camera Aggregator Bridge
4 to 1 Image Aggregation with CrossLink-NX
SubLVDS to MIPI CSI-2 Image Sensor Bridge 4 to 1 Image
MIPI DSI/CSI-2 to OpenLDI LVDS Interface Bridge

Lattice mVision Demonstrations

4 to 1 Image Aggregation Demo for CrossLink-NX Image Input Board	DisplayPort Transmit Demo
2 to 1 side by side Demo for CrossLink on EVDK	Helion GigE Vision
3D Depth-Mapping	IONOS ISP from Helion
Video over USB 3.0	DisplayPort Receive Demo
Video over Ethernet	

Lattice mVision Custom Design Services

Have custom Embedded Vision solutions needs? The Lattice mVision stack includes an ecosystem of select, global design service partners that can deliver custom solutions for a range of end applications, including Factory, Smart Home, Smart City, and Smart Cars. Please contact your local sales representative to request more information.

Solution Stack – Lattice Sentry

Lattice Sentry[™] Solution Stack

Dynamic PFR Solution for Comprehensive Coverage of NIST 800-193 Guidelines



	CUSTOM DESIGN SERVICES Server/Compute Communications Industrial/Embedded Automotive
	Detection Recovery Protection Attacking Firmware/ I2C Peripherals Fault Log
	PFR Project Example Code Quick Switch Schematics for SPI/QSPI Manifest Generator Processor Command Emulator
	SOFTWARE TOOLS
B	P CORES QSPI Monitor QSPI Streamer Enclave I2C Filter ESB Mux PLD Interface I3C Controller SGPIO SMBus Mailbox LTPI
	HARDWARE PLATFORMS Lattice Sentry Demo Board for MachXO3D, Mach-NX and MachXO5-NX

Complete solution toolkit includes everything needed to create a custom Platform Firmware Resiliency (PFR) Implementation

Solution allows secure protection of firmware before, during, and after system boot.



Solution Stack – Lattice Sentry

Proven Lattice Sentry IP Cores

- QSPI Streamer
- QSPI Monitor
- I²C Monitor
- PLD Interface
 First a data d Quantity Planet
- Embedded Security Block MuxRISC-V CPU

Easy To Use Lattice Design Tools



Plug & Play Lattice Sentry Reference Designs

- PFR Project Example Code
- QuickSwitch Schematics for SPI/QSPI

Instructive Lattice Sentry

Demonstrations

- Protection
- Detection
- Recovery

Lattice Sentry Custom Design Services




- Manifest Generator
- Processor Command Emulator
- Attacking Firmware/I²C Peripherals
- Fault Log
- Implemented on Lattice Sentry Demo Board for MachXO3D

Have customized PFR needs for your design or market? The Lattice Sentry solution is fully customizable, and Lattice has a global Application Services staff who can perform custom IP development if needed. These customizations can enable a resilient PFR solution across a wide range of end applications, including Communications, Industrial, Client Computing, Automotive and Datacenter. Please contact your local Lattice sales agent to request more information.

Lattice Automate[™] Solution Stack

Accelerating Factory Automation

Lattice Automate[™] helps designers accelerate high performance, low power, secure solutions for next generation factory automation solutions. The stack includes modular hardware development boards and software- programmable reference designs and demos that simplify and accelerate implementation of applications like robotics, scalable multi-channel motor control with predictive maintenance, and real-time industrial networking.



Hardware Platform

The Lattice Automate solution stack runs on the Certus-NX Versa development board which supports the main processing subsystem, connections to the Host PC, and also the embedded real time Ethernet links. The Motor Control nodes also utilize the Versa board.

IP Cores

- EtherConnect Enables compact, low power, modular real-time sense and control over embedded Ethernet connections
- CNN Processing Unit Provides AI accelerator for Predictive Maintenance processing
- PDM Data Collector Collects data from the Motor Control Nodes for input to the CNN Processing Unit

Design Tools

Lattice's Automate solution stack uses Lattice's standard Radiant and Diamond FPGA design tools and Lattice Propel[™], enabling RISC-V based SW and HW co-processing for ease of use and fast system design.










Solution Stack – Lattice Automate

Reference Designs & Demos

Multi-Channel Motor Control with Predictive Maintenance and Embedded Real Time Networking.

- Muti-Channel BLDC Motor Control
- Al enabled support for Predictive Maintenance
- Embedded Real-Time Networking
- GUI for controlling and monitoring the design



Demo Hardware

- Certus-NX Versa. Platform with 5G PCIe, SGMII, DDR3 Memory and 40k Logic Cells. Main Controller and Nodes use the Certus-NX Versa board.
- Trenz Pmod compatible motor driver board, 15A 0-30V.
- Anaheim Automation BLY17 Series Brushless DC Motor.
- HW RoT Reference Design for Cyber Resiliency using MachXO3D
 - · Demonstrate and test the ability to authenticate firmware of protected devices before boot
 - Detect and block illegal SPI and Flash operations
 - · Automatically replace compromised firmware in the protected subsystem

Lattice Automate Custom Design Services

Need help putting together solutions for Factory Automation? The Lattice Automate stack includes an ecosystem of select, global design service partners that can deliver custom solutions for a range of end-applications, including factory, smart home, smart city, and smart cars. Please contact your local sales representative to request more information.

IP Cores

Lattice IP Cores are pre-tested, reusable functions, that allow designers to focus on their unique system architectures. These IP cores provide industry-standard functions such as PCI Express, DDR, Ethernet, CPRI, and embedded microprocessors. In addition, a number of independent IP providers have teamed with Lattice to offer additional high quality, reusable IP cores. Partners are selected for their industry leadership, high development standards, and commitment to customer support. For a complete listing of IP cores from Lattice and its 3rd party partners, please go to *latticesemi.com/IP*. Note that a Radiant or Diamond Subscription License, and the IP license are required to use the IP for production.

	IP Core	Avant-E	Avant-G	Avant-X	CertusPro-NX	Certus-NX	CrossLink-NX	Mach-NX	MachXO5	CrossLink	CrossLinkPlus	s iCE40 UltraPlus
	10 Gb Ethernet PCS/MAC		\checkmark	\checkmark	\checkmark							ontrarrac
	25 Gb Ethernet PCS/MAC		V	\checkmark	V							
	SGMIL and Gb Ethernet PCS	\checkmark	\checkmark	√	\checkmark	\checkmark	√		√			
Communications	Triple Speed 10/100/1G Ethernet											
	MAC	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark			
	GPIO	\checkmark	√	\checkmark								
	PCI Express x1 Endpoint		1	√	 √	√						
	PCI Express x2 Endpoint		√ √	√	√ 	•	•					
	PCI Express x4 Endpoint			\checkmark	\checkmark							
Connectivity	PCI Express Root Complex Lite x1		V	V	\checkmark	√	\checkmark					
	PCI Express Root Complex Lite x4					V	V					
	Scatter Gather DMA				\checkmark	√						
	USB IP Core				~	V						
		,			,	,	1					
	CORDIC	\checkmark	\checkmark	\checkmark		\checkmark	√		√ 			
Digital	Divider	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		√			
Signal	FFT Compiler	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		√			
Processing	FIR Filter Generator				√	\checkmark	\checkmark		\checkmark			
	DDR3 SDRAM Controller/PHY				\checkmark	\checkmark	\checkmark					
	DDR4 SDRAM Controller/PHY	\checkmark	\checkmark	\checkmark								
Interfaces	LPDDR2 SDRAM Controller Lite				√	\checkmark	\checkmark					
	LPDDR4 SDRAM Controller/PHY	\checkmark	\checkmark	\checkmark	\checkmark							
	AHB Lite Interconnect Module				\checkmark	\checkmark	\checkmark	\checkmark				
	AHB Lite to APB Bridge Module	\checkmark										
	AHB Lite to AXI-4 Bridge Module	\checkmark										
	APB Interconnect Module				\checkmark	\checkmark	\checkmark	\checkmark				
	AXI Interconnect	\checkmark	\checkmark	\checkmark	1							
Processor.	I ² C Controller	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark			\checkmark
Controller &	I ² C Target	\checkmark	\checkmark	\checkmark	\checkmark	√	\checkmark		\checkmark			\checkmark
	I ³ C Controller	\checkmark	\checkmark	\checkmark	\checkmark	√	\checkmark		\checkmark			\checkmark
Peripheral	I ³ C Target	\checkmark	\checkmark	\checkmark		√	√		1			√
(Lattice	RISC-V MC CPU IP	√	√	\checkmark	√	√	√	\checkmark	√			
Propel)	RISC-V SM CPU IP	√	\checkmark	\checkmark	√ 	\checkmark	√ √		√ √	\checkmark	\checkmark	
	RISC-V RX CPU IP	\checkmark	~		\checkmark	\checkmark	\checkmark	 √	\checkmark	•	•	
	SPI Controller	\checkmark	 √	\checkmark	\checkmark	\checkmark	\checkmark	~	\checkmark			
	SPI Target	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark			
	SPI Flash Controller	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark			
	System Memory Module	V	V	V	V	\checkmark	\checkmark	\checkmark	\checkmark			
	UART 16550				\checkmark	\checkmark	\checkmark	~	\checkmark			√
	Watchdog Timer	√	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		 √			~
Neural		V	V	V	V	V	V		V			
Network Accelerators	CNN Plus Accelerator	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark					
	4:1 MIPI CSI-2 Bridge									\checkmark	\checkmark	
	Byte to Pixel Converter	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark	\checkmark	\checkmark	
	Color Space Converter	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark			\checkmark
	CMOS to MIPI D-PHY Interface									\checkmark		
	Bridge 1:2 and 1:1 MIPI CSI-2 to CSI-2											
	Camera Interface Bridge									\checkmark	\checkmark	
	MIPI CSI-2 Bridge									\checkmark	\checkmark	
	CSI-2/DSI D-PHY Receiver	\checkmark	√	√	\checkmark	√	\checkmark		1	\checkmark	 √	
	CSI-2/DSI D-PHY Transmitter	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark	\checkmark	\checkmark	
	Deinterlacer	V	V	V					\checkmark	V	V	\checkmark
					√	\checkmark	\checkmark		V	1	1	~
	DSI to DSI									√ 	√ 	
Video &	FPD-LINK Receiver	\checkmark	\checkmark	√	∕	\checkmark	\checkmark		\checkmark	\checkmark	\checkmark	
Imaging	FPD-LINK Transmitter	√	\checkmark	√	√	√	√		√ 	\checkmark	\checkmark	_
	Gamma Corrector	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark			\checkmark
	MIPI D-PHY to CMOS									\checkmark	\checkmark	
	MIPI DSI Bandwidth Reducer Display Interface Bridge MIPI DSI to OpenLDI/FPD-									√ 	√ 	
	Link/LVDS									\checkmark	\checkmark	
		\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark			
	Pixel to Byte Converter				1							
	SLVS-EC Receiver				\checkmark							
	SLVS-EC Receiver SubLVDS Image Sensor Receiver	√	√	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark	\checkmark	\checkmark	
	SLVS-EC Receiver SubLVDS Image Sensor Receiver SubLVDS to MIPI CSI-2 Image Sensor Interface Bridge		√	√	√				√	√ √	√ √	
	SLVS-EC Receiver SubLVDS Image Sensor Receiver SubLVDS to MIPI CSI-2		√	√		√ 	√ 		~			

	IP Core	ECP5/ECP5-5G	ECP3	ECP2M	ECP2	MachXO2	MachXO3D	XP2
	10 Gb Ethernet MAC	\checkmark	/	\checkmark	\checkmark			
	2.5 Gb Ethernet MAC	~	√	✓	\checkmark			
	2.5 Gb Ethernet PCS		√					
	CPRI	/	√	\checkmark				
	CPRI 5G	√ 		\checkmark				
Communications	SPI4	√ ,	∕					
	SPI4 SGMII and Gb Ethernet PCS	√ 	√	✓				
		\checkmark	√	√	\checkmark			√
	Triple Speed 10/100/1G Ethernet MAC	\checkmark	\checkmark	\checkmark	\checkmark			\checkmark
	XAUI	\checkmark	\checkmark	\checkmark				
	JESD204A		\checkmark					
	JESD204B	\checkmark	\checkmark					
	JESD207	\checkmark	\checkmark					
	PCI Express x1 Endpoint	\checkmark	\checkmark	√				
	PCI Express x2 Endpoint	\checkmark						
	PCI Express x4 Endpoint		~	\checkmark				
	PCI Express Root Complex Lite x1	\checkmark	~	√ 				
	PCI Express Root Complex Lite x4	\checkmark	 	\checkmark				
			V	V				
Connectivity	PCI Express x1 Endpoint - Optimized for ECP5UM5G	\checkmark						
connectivity	PCI Express x2 Endpoint - Optimized for ECP5UM5G	\checkmark						
	PIPE		\checkmark					
	PCI Master/Target 33		\checkmark	\checkmark	\checkmark	\checkmark		\checkmark
	PCI Master/Target 66		\checkmark	\checkmark	\checkmark	\checkmark		\checkmark
	PCI Target 33		\checkmark	\checkmark	\checkmark	\checkmark		\checkmark
	PCI Target 66		\checkmark	\checkmark	\checkmark			\checkmark
	Serial RapidIO		√					
	Tri-Rate Serial Digital Interface (SDI) PHY		√					
	Block Convolutional Encoder		~	√				\checkmark
	Block Viterbi Decoder			 ✓				√
	Cascaded Integrator-Comb (CIC) Filter		 	\checkmark				√
	CORDIC	\checkmark	 √	\checkmark				 √
	Distributed Arithmetic (DA) FIR Filter	v		1				
	Divider		√	\checkmark				\checkmark
	Dynamic Block Reed-Solomon Decoder		√	√ 	1			√
Digital Signal				√ 	~			√
Processing	FFT Compiler	√ 		/				√
	FIR Filter Generator	\checkmark	√	√				√
	Interleaver/De-interleaver		\checkmark	\checkmark				\checkmark
	Machine Learning for ECP5	\checkmark						
	Median Filter	\checkmark						
	Numerically-Controlled Oscillator (NCO)		\checkmark	\checkmark				√
	Peak Cancellation Crest Factor Reduction (CFR)	\checkmark	\checkmark					
	DDR SDRAM Controller Pipelined		\checkmark	\checkmark	\checkmark	\checkmark		~
	DDR2 SDRAM Controller Pipelined		\checkmark	\checkmark	\checkmark	\checkmark		\checkmark
	DDR3 SDRAM Contoller	\checkmark	\checkmark					
External	DDR3 SDRAM PHY	\checkmark	\checkmark					
Memory	LPDDR SDRAM Controller					\checkmark		
nterfaces	LPDDR2 SDRAM Controller Lite	\checkmark						
	LPDDR3 SDRAM Controller	\checkmark						
	Scatter Gather DMA	\checkmark	\checkmark	\checkmark	\checkmark			√
Neural Network	CNN Accelerator	~	√					
Accelerators		✓	~					
	AHB Lite Interconnect Module					\checkmark	\checkmark	
	AHB Lite to APB Bridge Module					\checkmark	\checkmark	
	APB Interconnect Module					\checkmark	\checkmark	
	EFB Module						√	
	I ² C_Monitor						\checkmark	
Dreeser	QSPI_Master_Streamer						\checkmark	
Processor,	QSPI_Monitor						√ 	
Controller and Peripheral	RISC-V MC CPU IP					\checkmark	\checkmark	
Lattice Propel)	RISC-V SM CPU IP					 √	\checkmark	
Lattice Froper)	System Memory Module					 √	\checkmark	
	UART IP Core					 √	√ √	
	2D Edge Detector		√	\checkmark	\checkmark	v	V	\checkmark
	2D FIR Filter		√	\checkmark	\checkmark			\checkmark
	2D Scaler							
		\checkmark	√	\checkmark	\checkmark	1		\checkmark
	Color Space Converter	\checkmark	√	✓ ✓	\checkmark	√		\checkmark
/ideo & Imaging	Deinterlacer		\checkmark	\checkmark	\checkmark	1		√
and a magning	Display Interface Mux					~		
	DVB-ASI		√					
	Gamma Corrector	\checkmark	\checkmark	\checkmark	√			√
	Median Filter		\checkmark	\checkmark				\checkmark
	Video Frame Buffer	\checkmark	\checkmark	\checkmark	\checkmark			\checkmark

Reference Designs

Lattice Reference Designs are reusable as-is codes that allow designers to quickly build their unique applications. These reference designs provide functions such as 7:1 LVDS, Barcode Emulation, Sensor Interfacing & Preprocessing, I²C, SPI, and MIPI solutions. For a complete listing of reference designs from Lattice, please go to: <u>www.latticesemi.com/referencedesigns</u>.

														For	nat
	Reference Design No.	Avant-	CertusPro-			ECP5/	Lattice			Lattice	iCE40 LP/HX	iCE40	iCE40		
Name	Design No.	Avant- E/G/X	NX	CrossLink	MachXO5/T	ECP5/ ECP5-5G	ECP3	MachXO3	MachXO2	XP2	LP/HX	Ultra	iCE40 UltraPlus	Verilog	VHDL
7:1 LVDS Video Interface	RD1030					\checkmark	\checkmark		\checkmark	\checkmark				\checkmark	\checkmark
8:1 Microphone Aggregation	UG-02035												\checkmark		
8b/10b Encoder/Decoder	RD1012					\checkmark	\checkmark	\checkmark	\checkmark	\checkmark				\checkmark	\checkmark
ADC Interface	RD1089						\checkmark							\checkmark	\checkmark
Audio Interface Bridging	UG-02008												\checkmark		
BSCAN - Multiple Boundary Scan Port Addressable Buffer (BSCAN1)	RD1001								\checkmark	\checkmark					
BSCAN - Multiple Boundary Scan Port Linker (BSCAN 2)	RD1002					\checkmark			\checkmark	~					
Controller Area Network (CAN) Controller	RD1170										\checkmark			\checkmark	
FPGA Loader	AN8077								\checkmark	\checkmark					
GPIO Expander	RD1065						\checkmark			\checkmark				\checkmark	\checkmark
Graphics Acceleration	UG-02026												\checkmark		
HDMI/DVI Interface	RD1097					\checkmark	\checkmark							\checkmark	\checkmark
HiSPi-to-Parallel Sensor Bridge	RD02062					\checkmark	\checkmark	\checkmark	\checkmark	\checkmark				\checkmark	\checkmark
Human Face Identification Using CNN Accelerator IP	RD02062					\checkmark								\checkmark	
Human Presence Detection Using Compact CNN Accelerator IP	RD02059												\checkmark		
I ² C Bus Controller for Serial EEPROM	RD1006					√	\checkmark	\checkmark	√	\checkmark				\checkmark	\checkmark
I ² C Master Controller	RD1005					\checkmark	\checkmark	\checkmark	\checkmark	\checkmark				√	\checkmark
I ² C Master Controller	RD1139										\checkmark			\checkmark	
I ² C Master with WISHBONE Controller	RD1046					\checkmark	\checkmark	\checkmark	\checkmark	\checkmark				√	\checkmark
I ² C Slave Controller	RD1140										\checkmark			\checkmark	
I ² C Slave Peripheral Using Embedded Function Block - WISHBONE Compatible	RD1124							\checkmark	\checkmark					\checkmark	\checkmark
I ² C Slave to SPI Master Bridge	RD1094													\checkmark	\checkmark
I ² C Slave/Peripheral	RD1054					\checkmark	\checkmark			\checkmark				\checkmark	\checkmark
I ² C to SPI Bridge	RD1172										\checkmark			\checkmark	\checkmark
I ² S Controller	RD1101							\checkmark	\checkmark					\checkmark	\checkmark
I ² S Controller	RD1171										\checkmark			\checkmark	\checkmark
iCE40 Ultra Barcode Emulation Reference Design	UG73											√	√ 	√	
iCE40 Ultra Pedometer	UG76											√	\checkmark	\checkmark	
iCE40 Ultra RGB LED Controller iCE40 Ultra Self-Learning IR Remote	UG75											√ ,	√ 	\checkmark	
Key Phrase Detection Using	UG74											\checkmark	\checkmark	\checkmark	
Compact CNN Accelerator	RD02066												\checkmark	\checkmark	
Keypad Scanner	RD1180										\checkmark				\checkmark
LatticeMico32 - Embedded Processor - WISHBONE Compatible	-					\checkmark	\checkmark	\checkmark	\checkmark	\checkmark				\checkmark	\checkmark
LatticeMico8 - Embedded Processor - WISHBONE	-					~	~	~	~	~				~	\checkmark
Compatible	DD(222														
LatticeMico8 Microcontroller User's Guide	RD1026							\checkmark	\checkmark	\checkmark				\checkmark	\checkmark
LatticeMico8 to WISHBONE Interface Adapter	RD1043									\checkmark				√	\checkmark
LED/OLED Driver LPC Bus Controller	RD1103							\checkmark	\checkmark	,				\checkmark	,
	RD1049						\checkmark		\checkmark	\checkmark				\checkmark	\checkmark
MachXO2 Display Interface MachXO2 I ² C Embedded Programming	RD1093								\checkmark					\checkmark	\checkmark
Access Firmware - WISHBONE Compatible	RD1129								\checkmark					\checkmark	
MachXO2 Soft I ² C Slave with Clock Stretching - WISHBONE Compatible	RD1186								~					~	
MDIO Peripheral - WISHBONE Compatible	RD1074						\checkmark							\checkmark	\checkmark
MIPI CSI-2-to-CMOS Parallel Sensor	RD1146						v	\checkmark	/						v
Bridge MIPI CSI-2 to HDMI Reference Design	-	√						~	\checkmark					\checkmark	
g.		. *												v	

														Form	iat
Name	Reference Design No.	Avant- E/G/X	CertusPro- NX	CrossLink	MachXO5/T	ECP5/ ECP5-5G	Lattice ECP3	MachXO3/D	MachXO2	Lattice XP2	iCE40 LP/HX	iCE40 Ultra	iCE40 UltraPlus	Verilog	VHDL
MIPI DPHY Interface IP	RD1182					\checkmark	\checkmark	\checkmark	\checkmark					\checkmark	
MIPI DSI RX to Parallel Bridge	RD1185							\checkmark	\checkmark					\checkmark	
MxN Channel PWM	RD1175										√				\checkmark
NAND Flash Controller	RD1055								\checkmark	\checkmark					
Object Counting Using CNN Plus Accelerator IP	FPGA-RD-02058					\checkmark									
Object Counting Using CNN Plus Accelerator IP	FPGA-RD-02200			\checkmark											
Panasonic Area Sensor-to-Parallel Bridge	RD1121								\checkmark	\checkmark					
Parallel to MIPI CSI-2 TX Bridge	RD1183							\checkmark	\checkmark						
Parallel to MIPI DSI TX Bridge	RD1184							\checkmark	\checkmark						
PCI Target 32 bit/33 MHz	RD1008						\checkmark		\checkmark	\checkmark					
PCI/WISHBONE Bridge – WISHBONE Compatible	RD1045						\checkmark			\checkmark					
PWM Fan Controller – WISHBONE Compatible	RD1060							\checkmark	\checkmark	\checkmark					
PWM Generator	RD1178										\checkmark				
RAM-Type Interface for Embedded User Flash Memory - WISHBONE	RD1126								\checkmark						
Compatible RC4 Based PRNG Generator	RD1179										1				
Read and Write Usercode	RD1041							\checkmark	\checkmark		V				
RGMII to GMII Bridge	RD1022				\checkmark	\checkmark	\checkmark	v	v						
Sensor Data Buffer	UG-02011					Ŷ	•						\checkmark		
SD Flash Controller – WISHBONE Compatible	RD1048									\checkmark			~		
SD Host Controller	RD1165										\checkmark				
SDR SDRAM Controller	RD1174							\checkmark			√				
SDR SDRAM Controller – Advanced	RD1010					\checkmark	\checkmark		\checkmark	\checkmark					
Simple Sigma-Delta ADC	RD1066								\checkmark	\checkmark					
SMPTE SDI Dual HD from/to 3G	RD1132						\checkmark								
Level-B Converter							~								
SPI Master Controller	RD1141										\checkmark				
SPI Peripheral	RD1075														
SPI Slave Controller	RD1142										\checkmark				
SPI Slave Peripheral Using the Embedded Function Block - WISHBONE Compatible	RD1125							\checkmark	\checkmark						
SPI Slave Port Expander	RD1168										\checkmark				
SPI to I ² C Bridge	RD1173										~				
SPI to MIPI-DSI Bridge	UG-02059												\checkmark		
SPI to UART Expander	RD1143										\checkmark				
SPI Wishbone Compatible	RD1044							\checkmark	\checkmark	\checkmark					
Sub-LVDS Serial to CMOS Parallel	DD4/00								,						
Sensor Bridge	RD1130								\checkmark						
Sub-LVDS-to-Parallel Sensor Bridge	RD1122					\checkmark	\checkmark		\checkmark	\checkmark					
UART - WISHBONE Compatible	RD1042							\checkmark	\checkmark	\checkmark					
UART (Universal Asynchronous Receiver/Transmitter)	RD1011				\checkmark					\checkmark					
UART 16550 Transceiver	RD1138										\checkmark				
LVDS Tunneling Protocol and Interface											v				
Reference Design 10 Gb Ethernet for MAC & PCS Reference	FPGA-RD-02247 FPGA-RD-02248		√					\checkmark							
Design Updates SLVS-EC Sensor to PCIe Bridge Reference			 √												
Design Barcode Detection Reference Design –	FPGA-RD-02266		v √												
CertusPro			v												
I2C to APB Bridge Reference Design	FPGA-RD-02263							\checkmark	\checkmark						

Lattice Reference Designs are reusable as-is codes that allow designers to quickly build their unique applications. These reference designs provide functions such as I²C, SPI, BSCAN and LPC Bus Controller interface solutions. For a complete listing of reference designs from Lattice, please go to: <u>www.latticesemi.com/referencedesigns</u>.

Hardware Management Reference Designs								
Name	Reference Design No.	MachXO /2/3L	LatticeXP/ XP2/S/SC/M /EC	ispMACH 4000ZE/V/ B/C/Z	ECP/2/2 M/3/5	Platform Manager/2	VHDL	Verilog
BSCAN - Multiple Boundary Scan Port Addressable Buffer (BSCAN1)	FPGA-RD-02105	\checkmark	\checkmark	\checkmark		\checkmark	\checkmark	\checkmark
BSCAN - Multiple Boundary Scan Port Linker (BSCAN 2)	FPGA-RD-02106	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
FPGA Loader	FPGA-AN-02014	\checkmark	\checkmark		\checkmark		\checkmark	\checkmark
I ² C Slave Peripheral Using Embedded Function Block	FPGA-RD-02073	\checkmark					\checkmark	\checkmark
LPC Bus Controller	FPGA-RD-02114	\checkmark	\checkmark	\checkmark			\checkmark	\checkmark
MachXO2 I ² C Embedded Programming Access Firmware	FPGA-RD-02091	\checkmark					\checkmark	\checkmark
MachXO2 Soft I ² C Slave with Clock Stretching	FPGA-RD-02092	\checkmark					\checkmark	\checkmark
NAND Flash Controller	FPGA-RD-02095	\checkmark	\checkmark				\checkmark	\checkmark
RAM-Type Interface for Embedded User Flash Memory	FPGA-RD-02098	\checkmark					\checkmark	\checkmark

27

iCE40 UltraPlus Single-Wire Signal Aggregation Board

Enables designers to evaluate their single-wire interface to a prototype system to demonstrate a proof of concept in-svstem.



Features

- No FPGA tools knowledge necessary
- Customizable via available Reference
 Design
- Up to 7 channels can be aggregated
- Each channel can be either I2C, I2S or GPIO
- Board set can be configured as a standalone demo or in-system proof of concept

Ordering Part Number

ICE40UP5K-SWA-EVN

iCE40 UltraPlus Mobile Development Platform

Enables designers to evaluate key connectivity features of the iCE40 UltraPlus FPGA as well as processing features utilizing multiple DSPs, integrated RAM, and FPGA fabric.



iCE4

iCE40 UltraPlus Breakout Board

Enables designers to evaluate key connectivity features of the iCE40 UltraPlus FPGA. The breakout board brings out all I/O and allows the FPGA to be programmed over a USB connector.



iCE40-HX8K Breakout Board

A simple, low-cost board with an iCE40-HX8K FPGA, and generous I/O access.



Features

- x1 MIPI DSI interface up to 108 Mbps
- 4x Microphone bridging (2x I2S mics and
- 2x PDM mics)

 Compass sensor (LSM303), pressure sensor (BMP180), gyro sensor
- sensor (BMP180), gyro sensor (LSM330), and accelerometer (LIS2D12)
- 640 x 480 Image sensor (OVM7692)
- BLE module to transfer any captured data from iCE40 UltraPlus wirelessly
- iCE40 UltraPlus can be programmed via on-board SPI Flash or via USB port

Ordering Part Number

iCE40UP5K-MDP-EVN

- Features
- iCE40 UltraPlus (iCE40UP5K) device in a 48-pin QFN package
- High-current LED output
- iCE40UP5K application based current measurements
- Standard USB cable for device programming
- RoHS-compliant packaging and process

Pre-loaded RGB LED Demo

- Software run GUI
- USB Connector Cable

Ordering Part Number

iCE40UP5K-B-EVN

Features

- No FPGA tools knowledge necessaryCustomizable via available Reference
- Design
- Up to 7 channels can be aggregated
- Each channel can be either I²C, I2S or GPIO
- Board set can be configured as a standalone demo or in-system proof of concept

Ordering Part Number

iCE40UP5K-SWA-EVN

iCE40 Ultra Breakout Board

Featuring an ultra-small FGPA optimized for mobile applications. Typical mobile interfaces like RGB, IR and high current Torch LEDs are included, as well as access to every device I/O.



iCE40 UltraLite Breakout Board

Featuring the world's smallest FGPA optimized for mobile applications. Typical mobile interfaces like RGB, IR and high current Torch LEDs are included, as well as access to every device I/O.



iCE40 Ultra Wearable Development Platform

Peripheral and sensor-rich development platform with iCE40 Ultra and MachXO2 in a wearable watch form factor.



iCE40LP1K Evaluation Kit

Featuring our ultra-small FPGA – 1k LUTs in a 16-ball WLCSP package (0.35 mm- ball pitch), only 1.4 mm x 1.48 mm, RGB LED control, GUI available for PC or Mac interface.



Features

- iCE5LP4K FPGA in 0.35 mm pitch, 36-ball WLCSP
- RGB LED
- High-brightness "torch" LED
- Infrared (IR) LED
- Status LEDs
- · Access to all device I/O
- On-board 32 Mbit SPI Flash for reconfiguration
- Windows- & Mac-based GUI for interface to the RGB LED, includes FPGA source code
- USB Type-A to Type-B (mini) cable for FPGA power and programming via PC
- **Ordering Part Number**

iCE5LP4K-B-EVN

Features

Features

- iCE40UL1K (iCE401K-CM36A) device in a 36-ball BGA package
- Layout example of a board using 0.40
 mm pitch BGA package
- High current LED output
- Infrared transmit capability for remote control functions
- iCE40UL1K application-based current measurements

Approximately (WxLxH) 1.50" x 1.57" x

iCE40 Ultra iCE5LP4K and MachXO2

LG 1.54" 240 x 240 single-lane MIPI

2 user LEDs, RGB LEDs, high-current

white LED and high-current IR LED Stereo MEMs PDM microphones

Bluetooth low-energy module

accelerometer/ gyroscope

32 Mbit Quad SPI-flash 27 MHz Oscillator

Sensors: Heart-rate/SpO2, skin temperature, pressure and

0.87" form factor with wrist strap

LCMXO2-2000ZE

DSI display

 Standard USB cable for device programming

- RoHS-compliant packaging and process
- Preloaded RGB LED Demo
- Software-run GUI
- USB connector cable

Ordering Part Number

iCE40UL1K-B-EVN

- FTDI 2232HQ USB device allows programming of FPGA and Flash
- Reference design available for download:
 - Parallel RGB to MIPI DIS bridging
 - · Health monitoring*
 - Pedometer*
 - IR transmitter*
 - Flashlight*

* Reference Android APK available to interface with mobile phone over Bluetooth

Ordering Part Number

iCE40UP5K-B-EVN

- Features
 - iCE40LP1K in 16-WLCSP package (0.35 mm-ball pitch)
- High current tri-color LED (RGB)
- Infrared transmit LED
- Barcode emulation LED
- 27 MHz on-board oscillator
- SMA connector for external clock input
- SPI configuration Flash

- USB Type-A to Type-B (mini) cable for
- FPGA power and programming via PC

Ordering Part Number iCE40LP1K-SWG16-EVN

29

Himax HM01B0 UPduino Shield

A complete development kit for implementing Artificial Intelligence (AI) using the iCE40 UltraPlus with vision and sound as sensory inputs.



Features

- Lattice UltraPlus FPGA with 5.3K LUTs,
- 1 Mb SPRAM, 120 kb DPRAM, 8 Multipliers
- FTDI FT232H USB to SPI Device for FPGA programming
- 12 MHz Crystal Oscillator Clock Source
- 34 GPIO on 0.1" headers for connecting to the adapter board
- SPI Flash, RGB LED, 3.3 V and 1.2 V voltage regulators
- HM01B0 low power image sensor supports 30 fps at 1.1 mW
- 2 I2S microphones
- Debug LEDs
- Ordering Part Number HM01B0-UPD-EVN

CrossLink LIF-MD6000 Master Link Board

Enables designers to streamline the development process and evaluate key connectivity features of the CrossLink FPGA.



Features

- Contains the Lattice CrossLink
- LIF-MD6000 in 81-ball csfBGA package
- Contains four connectors for interfacing to MIPI D-PHY and high speed programmable I/O
- Includes 0.1" header board, SMA board and LEDs for interfacing and control
- Provides easy programming interface via USB with FTDI device


Ordering Part Number

LIF-MD6000-ML-EVN

CrossLink LIF-MD6000 I/O Link Boards

Allows designers to easily interface to the LIF-MD6000 Master Link Board from a variety of signal sources and sinks using standard SMA connectors.





Features

- I/O Link Boards for use with Lattice LIF-MD6000 Master Link Board for SMA or low speed peripheral connections
- Contains one SMA board and one 0.1"
 header board

Orderine	Dort	N
Ordering	Fail	numbe

iCE40UP5K-B-EVN

CrossLink-NX Evaluation Board

Prototyping Board with Abundant I/O, PCIe 5G SERDES, Expansion Headers and 40k Logic Cells.



Features

- CrossLink-NX FPGA (LIFCL-40-9BG400C)
- More I/O access: 118 wide range I/O, 37 high-speed differential pair I/O, one PCIe
 5G SERDES channel and most configuration pins accessible
- Expandable usability: FPGA Mezzanine Card (FMC), Raspberry Pi, Digilent Peripheral Module (Pmod[™]), MIPI CSI-2, D-PHY and general purpose I/O expansion headers
- USB-B connection for device programming and Inter-Integrated Circuit (I2C) utility

- On-board Boot Flash: 128 Mbit Serial Peripheral Interface (SPI) Flash, with Quad read feature
- 8 input DIP switches, 4 push buttons, 3 Status LEDs and 14 LEDs for demo purposes
- Multiple reference clock sources
- Ordering Part Number LIFCL-40-EVN

CrossLin

30



CrossLink-NX PCIe Bridge Board

Enables designers to quickly and efficiently develop designs to bridge a multitude of industry interface I/O standards to PCIe.



Features

- CrossLink-NX FPGA (LIFCL-40-8BG400C/ES2)
- PCle x1 Gen2 supports the Endpoint and Root port configuration
- Supports 1 SFP port on SGMII and 1 Gbit DDR3 Memory
- USB-B connection for device programming and Inter-Integrated Circuit (I2C) utility
- One RJ45 on Ethernet RGMII PHY
- Variable potentiometer and Header for ADC
- Onboard Boot Flash 512 Mbit Serial Peripheral Interface (SPI) Flash with Quad mode support
- Multiple reference clock sources

CrossLink-NX Voice and Vision Machine Learning Board

CrossLink[™]-NX FPGA board is ideal for machine learning applications and features onboard HyperRAM as well as PMOD (Peripheral Module) connectors for off board support.



Features

- CrossLink-NX FPGA (LIFCL-40-MG289)
- Contains 4-lane MIPI CSI-2 receiver interface for high resolution camera data
- Supports I2S interface for audio data from two microphones
- Serial interface for low resolution camera data
- SPI flash configuration
- · General Purpose Input/Output

- With 2*64 Mb HyperRAM available for ML (Machine Learning) applications
- Cypress CYUSB3014 for Video Output to PC over USB3
- 4 PMOD connectors expansion headers available

Ordering Part Number

Ordering Part Number

LIFCL-PCIEB-EVN

LIFCL-VVML-EVN

CrossLink-NX-33 Voice and Vision Machine Learning Board

Designed with low power machine learning applications in mind, using Crosslink-NX 33K, a powerful FPGA with an AI accelerator.



CrossLinkU-NX Evaluation Board

CrossLinkU-NX Evaluation Board key component is the LIFCL-33U FPGA, which receives input from a camera and sends video output over LIFCL-33U's USB 3.2 interface. This board also features two PMOD (Peripheral Module) connectors for off board support.



Features

- CrossLink-NX-33 FPGA (LIFCL-33-USG84)
- MIPI CSI-2 receiver (Soft D-PHY) interface for high resolution camera data
- Support I2S interface for audio data from two microphones
- · SPI flash configuration
- General Purpose Input/Output
- Programming software through
 USB/FTDI interface (JTAG or SPI)

Cypress CYUSB3014 for Video Output to PC over USB3

 1 PMOD connector expansion header available

Ordering Part Number

LIFCL-33-VVML-EVN

Features

- CrossLinkU-NX FPGA (LIFCL-33U-CTG104)
- Support MIPI CSI-2 receiver (Soft D-PHY) interface for camera data
- SPI flash configuration, 128 Mb QSPI
- Two PMOD expansion headers available and 256 Mb PSRAM Memory
- Supports various onboard interfaces and external interfaces
- Programmed with USB through the FTDI/JTAG interface using Lattice Radiant™ programmer software, or by an external SPI Programmer through header

Ordering Part Number LIFCL-33U-EVN

CrossLink-NX VIP Sensor Input Board

CrossLink-NX VIP Sensor Input Board. expands multi-sensor connectivity and processing to the Embedded Vision Development Kit..



DisplayPort VIP Input Board

DisplayPort VIP Input Board, expands video connectivity to the Embedded Vision Development Kit with the inclusion of DisplayPort RX and embedded DisplavPort RX



DisplayPort VIP Output Board

DisplayPort VIP Input Board, expands video connectivity to the Embedded Vision Development Kit with the inclusion of DisplayPort TX and embedded DisplayPort TX.



Embedded Vision Development Kit

Embedded Vision Development Kit with dual-camera to HDMI bridging, features CrossLink, ECP5 and Sil1136 devices. The kit's modular platform simplifies development and offers flexibility for design expansion.



Features

- Four on-board Sony IMX 256 image sensors
- Three PMOD connectors for flexible sensor connectivity
- Contains the Lattice CrossLink-NX
- Optimized for easy sensor aggregation
- Supports 4K/2K @60 fps or 1080p @60 fps
- Complements Embedded Vision Development Kit by providing for fast prototyping

Ordering Part Number

LIFCL-VIP-SI-EVN

Features

- Supports DisplayPort 1.4 up to 2.7 Gbps
- Integrated Texas Instruments SN75DP130 DisplayPort 1:1 Redriver
- Mini DisplayPort (mDP) connector
- Two 60-pin rugged high-speed headers
- Modular Video Interface Platform (VIP) with eDP RX feature support
- Develop custom video interface solutions for embedded vision and machine learning using Lattice Diamond Software

Ordering Part Number

DP-VIP-I-EVN

Features

- Supports DisplayPort 1.4 up to 2.7 Gbps
- Integrated Texas Instruments
- SN75DP130 DisplayPort 1:1 Redriver
- Mini DisplayPort (mDP) connector
- Two 60-pin rugged high-speed headers
- Modular Video Interface Platform • (VIP) with eDP TX feature support
- Develop custom video interface solutions for embedded vision and machine learning using Lattice Diamond Software

Ordering Part Number

DP-VIP-O-EVN

Features

- All-inclusive demo system with onboard video sources
- · CrossLink LIF-MD6000 input board with two Sony IMX 214 high-speed MIPI D-PHY interface camera sensors
- ECP5 processor board with pre-loaded high-definition Image Signal Processing IP (HD ISP)
- Sil1136, non-HDCP, output board connects any HDMI

- Includes 0.1" header prototyping
- Easy programming interface via USB with FTDI device
- Modular Video Interface Platform (VIP) allows mixing and matching of input and output boards
- Develop custom video interface solutions for embedded vision and machine learning using Lattice Diamond Software

Ordering Part Number

LF-EVDK1-EVN

USB3-GbE VIP IO Board

USB3-GbE VIP IO Board provides USB 3.1 and Gigabit Ethernet connectivity by converting the output of the ECP5 VIP Processor Board into a standard USB 3.1 and Gigabit Ethernet interface.



Features

- · Two Unified 60-pin high speed connectors
- On board Cypress FX3 USB 3.1 controller
- Compliant with USB 3.1 specification revision 1.0
- Supports standard USB 3.0 interface
- On board industrial grade TI DP83867IR
- Gigabit Ethernet PHY

 Supports 10/100/1000 Ethernet

Ordering Part Number

USB3-VIP-EVN

Machine Learning Adapter Card

The Machine Learning Adapter Card adds external memory and microphone input to the ECP5 VIP Processor Board.

Features

- Includes 8 GB MicroSD card
- Includes Microphone Input
- Easy connection to ECP5 VIP Processor Board, included in Embedded Vision Development Kit



Ordering Part Number

ML-ADP-EVN

HDMI VIP Input Bridge Board

C D

Ś

The HDMI VIP Input Bridge Board complements the Embedded Vision Development Kit by providing two selectable HDMI input signals for fast prototyping. The board converts two unencrypted HDMI input video signals into a parallel RGB video format.



Features

- 2 switchable HDMI input signal
- Contains the Lattice Sil1127A
- Transfer of non-HDCP input data
 Support of 1080p @ 60 Hz HDMIcompliant digital audio and video
- Can be used as stand-alone board or combined with the Embedded Vision Development Kit

Ordering Part Number

HDMI-VIP-IB-EVN

Lattice USB 3.0 Video Bridge Development Kit

This is a production-ready, highdefinition video capture and conversion system, based on the LatticeECP3™ FPGA family.



Features

- Production-ready USB 3.0 audio/video bridging reference design
- 1080p video streaming over USB
 3.0 @60 fps
- HDMI 1.4a audio and video capture
- SD-, HD-, 3G-SDI audio and video capture
- Supports video capture from external MIPI CSI-2, SubLVDS or Parallel sensors
- Reference design provides fast USB 3.0 UVC and UAC class data packing
- Plug and play operations as a video capture device on multiple standard platforms (Windows, MacOS, Linux)
- Complete reference design schematics and documentation available

Ordering Part Number

HDMI-VIP-IB-EVN

Lattice Sentry Demo Boards for MachXO3D and Mach-NX

The Lattice Sentry Demo Board for MachXO3D or Mach-NX lets you develop, demonstrate and test a NIST 800-193compliant PFR solution on a single board, using the MachXO3D LCMXO3D-9400HC-6BG484C, or Mach-NX LFMNX-

50FBG484C as a Platform Root of Trust, and two Lattice ECP5 FPGAs which act as PFR-protected ICs in the system.



Features

- MachXO3D LCMXO3D-9400HC-6BG484C or Mach-NX FPGA -LFMNX-50FBG484C
- Power Supply (12 V)
- Lattice Sentry Solution Stack PFR demo support



- Lattice Sentry system-level behavior validation
- USB connection for device programming Two ECP5 FPGA devices on-board with
- Two ECP5 FPGA devices on-board with 256 M SPI/QSPI flash devices to simulate protected external devices

Ordering Part Number

LCMXO3D-PFR-EVN

LFMNX-SENTRY-EVN

MachXO3L / MachXO3LF Starter Kit

The MachXO3L(F) Starter Kit is a basic breakout board to allow simple evaluation and development of MachXO3L(F) based designs. It includes the LCMXO3L(F)-6900C-5BG256C device.



MachXO3L Breakout Board

Focusing on evaluating high-speed source synchronous interfaces with the Lattice MachXO3L-2100 and MachXO3L-6900 products in both 49-ball WLCSP and 256-ball caBGA packages respectively.



MachXO3-9400 Development Board

The MachXO3-9400 Development Board is a full-featured board allowing the evaluation of MachXO3 in hardware management with L-ASC10 and I/O expansion applications utilizing the on-board connectors for Arduino and Raspberry Pi.



Features

- MachXO3 FPGA LCMXO3L(F)-6900C-5BG256C
- USB Type-B (mini) connector (program/ power)
- Pre-programmed example design (available on latticesemi.com)
- Eight LEDs
- 4-position DIP switch

• 40-hole prototyping area

- Four 2 x 20 expansion header landings for general I/O, JTAG and external power
- 1 x 8 expansion header landing for JTAG
- 1 x 6 expansion header landing for SPI/ I²C
- SPI Flash for external boot or dual boot
- 3.3 V and 1.2 V supply rails

Ordering Part Number

LCMXO3L-6900C-S-EVN

LCMXO3LF-6900C-S-EVN

- Features
 - Two MachXO3L FPGAs
 XO3L-6900E in 256caBGA
 - XO3L-6900E in 256caBGA
 XO3L-2100E in 49WLCSP
 - Two optional configurations:
 - 50-pin Harwin Archer connector for interface to DSI screen (screen not included)
 - 40 SMA connectors for LVDS I/O evaluation

Generous prototyping/breakout access

- Switches and LEDs for user input and feedback
- Discrete resistors to support SLVS, subLVDS or DPHY Tx, and DPHY Rx, LP mode
- USB Type-A to Type-B (mini) cable for FPGA power and programming via PC
- DC jack for supplemental power input

Ordering Part Number						
MachXO3L SMA Breakout	LCMXO3L-SMA-EVN					
MachXO3L DSI Breakout	LCMXO3L-DSI-EVN					

- Features
 MachXO3LE-94000
 - MachXO3LF-9400C-484caBGA
 and L-ASC10 devices with multiple
 prototyping and breakout areas
 - Arduino and Raspberry Pi development board connectors
 - LEDs and switches for demos and evaluation
- On-board FTDI device supports JTAG programming and I²C Interfacing over USB cable
- Footprint support for CrossLink I/O link connectors and ASC expansion board connectors

ontrol and Security FPGA

MachXO2 Boards and Kits

MachXO2 Breakout Board Features

- MachXO2 LCMXO2-7000HE
- Access to all device I/O via four 2 x 20 expansion header landings for I/O, JTAG and external power
- · 60-hole prototype area
- USB Type-B (mini) connector for power and programming (cable included)
- · Eight general purpose LEDs
- 3.3 V and 1.2 V supply rails

MachXO2 Pico Development Kit Features

- MachXO2 LCMXO2-1200ZE
- · 4-character, 16-segment LCD display
- 4 capacitive touch sense buttons
- 1 Mbit SPI Flash
- I²C temperature sensor
- · Current and voltage sensor circuits
- Expansion header for JTAG, I²C
- Standard USB cable for device programming and I²C communication
- RS-232/USB & JTAG/USB interface
- RoHS-compliant packaging and process
- Watch battery



- MachXO2 LCMXO2-4000HC
- Power Manager II ispPAC-POWR1014A
- 128 Mbit LPDDR memory, 4Mbit SPI Flash
- Current and voltage sensor circuits
- SD memory card socket
- Microphone
- Audio amplifier and Delta-Sigma ADC
- Up to two DVI sources and one DVI output.
- Up to two Display inputs (7:1 LVDS) and one Display output (7:1 LVDS)
- Audio output channel
- Expansion header for JTAG, SPI, I²C and PLD I/O.
- · LEDs & switches
- Standard USB cable for device programming
- · RS-232/USB & JTAG/USB interface
- · RoHS-compliant packaging and process
- AC adapter (international plugs)

Ordering Part Number

•	
Breakout Board	LCMXO2-7000HE-B-EVN
Pico Development Kit	LCMXO2-1200ZE-P1-EVN
Control Development Kit	LCMXO2-4000HC-C-EVN

TOT (000 142 140136000 36132130 000 1211251370001161131130400111100 HK
Lattice
CO CO CONTRACTOR AND TTG144CES
에 해 웃겨줘? 기
Print Centrol Pople
441 101 205 100 cm 14 4 5 000 17 05 000 18 44 640 14 92 000 85 45 000 45 77 600 15 73 4 1 2 1 2 105 254 59 000 17 05 000 17 05 000 05 01 000 05 77 600 15 73 40 10

MachXO5 Development Board

The MachXO5-NX Development Board is a full-featured board allowing the evaluation of MachXO5-NX in hardware management and I/O expansion.



Features

- On board MachXO5-25 caBGA Device
- Optional SGMII, Gbe PHY RJ45 connector and Aardvark header
- HyperRAM up to 166 MHz (333 Mbyte/s, x16 bits
- ADC interface with 10K POT
- 7-Segment Blue LED, 4-position DIP Switches, 4 push buttons, and 8 red LEDs for demo
- Two Hirose FX12-40 headers and Multiple reference clock sources
- Versa Headers connection to Lattice L-ASC bridge board

Ordering Part Number

LFMXO5-25-EVN

MachXO5T-NX Development Board

The MachXO5T-NX Development Board is a full-featured board allowing the evaluation of LFMXO5-100 in hardware management and PCIe support.



Features

- Two Gbe PHY RJ45 connectors, with SGMII PHY support
- · Supports LPDDR4 upto 1066Mbps, x16 bits
- Supports PCIe Gen2 x1 Edge Connector
- Versa Headers bridge with Lattice ASC Demo Board to support L-ASC10
- General Purpose Input/Output (GPIO) interface with PMOD, Arduino and Raspberry Pi boards

Ordering Part Number

LFMXO5-100T-EVN

MachXO5-15D Development Board

MachXO5-15D Development Board expand the usability of the LFMXO5-15D with Arduino, Raspberry, FX12, Versa, and Aardvark headers.



Features

- Supports SGMII and Gbe PHY RJ45 connector
- Supports HyperRAM up to 166MHz, x16 bits
- Supports ADC interface with 10K POT
- Supports Two Hirose FX12-40 headers and Optional Aardvark header
- Versa Headers connect with Lattice ASC Bridge Board and L-ASC10 Breakout boards for Platform Manager 2 demos

LatticeXP2 FPGA: LFXP2-5E-6TN144C

Programmed via included mini-USB Cable 2 x 20 and 2 x 5 expansion headers Push buttons for general purpose I/O and

4-bit DIP Switch for user-defined inputs

8 Status LEDs for user-defined outputs

2 Mbit SPI Flash memory

1 Mbit SRAM

- USB-B connection for device programming with JTAG and Inter-Integrated Circuit (I2C) utility
- 7-Segment Blue LED, 4-position DIP Switches, 4 push buttons, and 8 red LEDs for demo purposes
- Support Lattice Radiant® programming and Lattice Propel SDK

Ordering Part Number

Ordering Part Number

LFXP2-5E-B2-EVN

LFMXO5-15D-EVN

LatticeXP2 Brevia2 Development Kit

Easy-to-use, low-cost platform for evaluating and designing with Lattice XP2 FPGAs.



ECP5 Evaluation Board

Prototyping Board with Abundant Logic,



I/O, 5G SERDES and Expansion Headers.



Features

reset

Features

.

- ECP5-5G FPGA (LFE5UM5G-85F-8BG381)
- More I/O access: 178 I/O (including 20 differential pair I/O), four 5G SERDES, and most configuration pins accessible
- Expandable usability: Arduino, Raspberry Pi, Digilent Peripheral Module (Pmod™), Microphone Daughter Card (MDC) and general purpose I/O expansion headers
- USB-B connection for device programming and Inter-Integrated Circuit (I2C) utility and future capability to support Improved Inter-Integrated Circuit (I3C)
- · On-board Boot Flash: 128 Mbit Serial
- Peripheral Interface (SPI) Flash, with
- Quad read feature 8 input DIP switches, 3 push buttons and 8 LEDs for demo purposes
- Multiple reference clock sources

Ordering Part Number

LFE5UM5G-85F-EVN

ECP5 and ECP5-5G Versa Development Kits

For evaluation and development with the ECP5 and ECP5-5G FPGAs, including PCI Express, Gigabit Ethernet, DDR3 and generic SERDES performance.



Features

- Half-length PCI Express form factor: allows demonstration of PCI Express x1 interconnection
- Electrical testing of one full-duplex SERDES channel via SMA connections
- USB Type-B connection for UART and device programming
- Two RJ45 interfaces to 10/100/1000 Ethernet to RGMII
- On-board boot Flash:128 Mbit Serial SPI Flash
- DDR3-1866 memory components (64 Mbit/x16)

- Expansion mezzanine interconnection for prototyping
- 14-segment alphanumeric display
- Switches, LEDs and displays for demo purposes
- Diamond[®] programming support
- On-board reference clock sources

Ordering Part Number

LFE5UM-45F-VERSA-EVN

36

atticeXP2

Purpose

LatticeECP3 Versa Development Kit

Industry's lowest cost platform for designing PCI Express and Gigabit Ethernet based systems. The kit includes free demos and reference designs.



Features

- The LatticeECP3 Versa Evaluation Board: PCI Express 1.1 x1 Edge connector interface
- Two Gigabit Ethernet ports (RJ45)
- 4 SMA connectors for SERDES access
- USB Type-B (mini) for FPGA
- programming
- LatticeECP3 FPGA: LFE3-35EA-FF484
- 64 Mbit Serial Flash memory
- 1GB DDR3 Memory
- 14 segment alphanumeric display Switches and LEDs for demos

- · SERDES Eye Quality Demo
- 4 PCI Express Demos
- Gigabit Ethernet MAC Demo using Mico32
- DDR3 Memory Controller Demo
- Available on Windows and Linux platforms
- USB Type-A to Type-B (mini) cable for FPGA programming via PC
- 12 V AC power adapter and international plug adapters

Ordering Part Number

LFE3-35EA-VERSA-EVN

Certus-NX Versa Evaluation Board

Connectivity Platform with 5G PCIe, SGMII, DDR3 Memory and 40k Logic Cells.



Features

- Certus-NX FPGA (LFD2NX-40-8BG256C)
- Connectivity platform with 5G PCIe and SGMII: PCI Express 2.0 endpoint edge connector (x1 lane), two Gigabit Ethernet ports (one SGMII, one RGMII), DDR3 memory (with 1066 Mbps data rate x 16 data width) and two camera sensors (one using soft D-PHY interface, other using parallel interface)
- Efficient processing and expandable usability: Features Certus-NX low-power general purpose FPGA with 40k logic cells in a 256-BGA package. Board functions expandable via three Digilent

Peripheral Module (Pmod[™]) headers available on the board

- USB-B connection for device programming and Inter-Integrated Circuit (I2C) utility
- On-board Boot Flash: 128 Mbit Serial Peripheral Interface (SPI) Flash, with Quad read feature
- · Four input DIP switches, five push buttons, eight status LEDs and one 7-segment LED for customer purposes
- Multiple reference clock sources

Ordering Part Number LFD2NX-VERSA-EVN

Platform Manager 2 Development Kit

The Platform Manager 2 Development Kit is a versatile, ready-to-use hardware platform for evaluating and designing with Platform Manager 2 and L-ASC10 devices. This kit includes a board, programming cable, and assorted example designs and documentation available for download. You can implement and debug your hardware management functions (power, thermal and control plane management) and test them out with this kit.



Features

- LPTM21 (Platform Manager 2 device) & L-ASC10 (Hardware Management expander)
- Temperature monitoring/measurement, with temperature control using fan (included)
- Fault logging under various types of hardware management faults 4 potentiometers & 2 POLs for sequencing, VID/Voltage scaling, margining, fault creation
- Background programming support with Dual boot from golden image stored on the SPI Flash
- Hardware management expansion through external L-ASC10 boards
- 3-digit LCD for additional code debug support

L-ASC10 Breakout Board

The L-ASC10 (ASC) Breakout Board is a versatile hardware platform for evaluation and desig with L-ASC10 devices. The board is designed to work alongside the Platform Manager 2 Development Kit.

Features

- · L-ASC10 (Hardware Management Expander)
- 2 potentiometers for sequencing & fault creation
- 9 LEDs for sequencing
- Temperature monitor & measurement with 2 on-board temperature sensors
- Connector for use with Platform Manager 2 Development Kit

Ordering Part Number	er
Platform Manager 2 Development Kit	LPTM-BPM-EVN
L-ASC10 Breakout Board	LPTM-ASC-B-EVN

37

CertusPro-NX Evaluation Board

Prototyping Board with Abundant I/O, SERDES channels, Expansion Headers and 100k Logic Cells.



Features

- CertusPro-NX FPGA (LFCPNX-100-9LFG672C)
- Expandable usability: General purpose Input/Output (GPIO) breakout with FMC connector, PMOD, and Raspberry PI
- Total of 167 wide-range I/O and 132 highspeed differential I/O pairs extended onboard
- Contains 4× SerDes channels with SMA and 4× SerDes channels with HPC connector
- USB-B connection for device programming and Inter-Integrated Circuit Bus (I2C) utility

With 2.54-mm standard GPIO extended area

- On-board Boot Flash 128 Mb Serial Peripheral Interface (SPI) Flash, with Quad read feature
- Multiple reference clock sources

Ordering Part Number LFCPNX-EVN

CertusPro-NX Versa Board

Enables designers to design and develop solutions with wide range support in MIPI, SFP+, 10 GbE, LPDDR4 and PCle (Gen3).



Features

- CertusPro-NX FPGA (LFCPNX-100-9LFG672I)
- PCIe x4 Gen3 supports the Endpoint and Root port configuration
- Supports 2×SFP in 10G Ethernet and 1G SGMI
- With 2×SerDes channels with SMA andLPDDR4 DRAM Memory
- On-board Boot Flash 128 Mb Serial Peripheral Interface (SPI) Flash, with Quad read feature

CertusPro-NX FPGA (LFCPNX-100-

4-lane MIPI CSI-2 receiver (Soft D-PHY)

interface for high resolution camera data

CertusPro-NX Voice and Vision Machine Learning Board

CertusPro[™]-NX FPGA board is ideal for machine learning applications and features onboard HyperRAM as well as PMOD (Peripheral Module) connectors for off board support.



CertusPro-NX PCIe Bridge Board

Enables video bridge capabilities to PCIe and embedded vision type applications and offering flexible FMC based Camera, Video or Networking I/O options.



Support I2S interface for audio data from

Features

BBG484)

two microphones

- USB-B connection device for programming and Inter-Integrated Circuit Bus (I2C) utility
- MIPI CSI-2 Camera connector
- Multiple reference clock sources

Ordering Part Number

LFCPNX-VERSA-EVN

- With 2*64 Mb HyperRAM available for ML (Machine Learning) applications
- Cypress CYUSB3014 Video for Output to PC over USB3
- 4 PMOD connectors expansion headers available

Ordering Part Number

LFCPNX-VVML-EVN

Features

- CertusPro-NX FPGA (LFCPNX-100-9LFG672I)
- Supports PCIe x4 Gen3 and LPDDR4 DRAM Memory
- On-board Boot Flash 128 Mb Serial Peripheral Interface (SPI) Flash, with Quad read feature
- USB 3.0 Controller
- FMC connector

- USB-B connection for device programming and Inter-Integrated Circuit Bus (I2C) utility
- · Multiple reference clock sources

Avant-E Evaluation Board

Enables designers with rapid prototyping and testing their FPGA designs with FMC HPC, PMOD, and Raspberry PI connectors.



Avant-G Versa Board

Avant

Avant-G 500 LC FPGA in a 1156-ball fcBGA package (LAV-AT-G70-3LFG1156I) with 12.5G SERDES, onboard LPDDR4, PCIe and majority of I/O.

Avant-X Versa Board

Avant-X 500 LC FPGA in a 1156-ball fcBGA package (LAV-AT-X70-3LFG1156I) with 25G SERDES, onboard LPDDR4, DDR5, PCIe, and majority of I/O bonded out to FMC+, PMOD, SMA.

Features

- Avant-E FPGA (LAV-AT-E70-3LFG1156C)
- Expandable usability: General purpose Input/Output (GPIO) breakout with 2 FMC, PMOD, and Raspberry PI connectors
- Total of 95 wide-range I/O and 468 highspeed differential I/O (234 pairs) extended onboard
- USB-B (Mini) connection for device programming
- On-board Boot Flash 512 Mb Serial Peripheral Interface (SPI) Flash, with Single/Dual/Quad support
- 8 input DIP switches, 4 push buttons, 8 green LEDs, 8 red LEDs and 3 seven-segment LEDs for designer configuration
- Two reference clock sources

Ordering Part Number

LAV-E70-EVN

Features

- Avant-G Versa Board supports LPDDR4 up to 2400Mbps and ensures longevity of supply for rapid implementation of external memory interface.
- The Board offers a modernized feature set for accelerated system design and fastest soft error detect (SED) to minimize error propagation and improve up-time and reliability.
- Supports PCIe and SPI for dual boot and Raspberry Pi 4 interface
- Provides 1x 40GE port connected to a QSFP28 module and 2x 10GE ports connected to SFP28 module cages

Features

- Avant-X Versa Board support LPDDR4 up to 2400Mbps and DDR5 to ensures longevity of supply for rapid implementation of external memory interface.
- The Board offers a modernized feature set for accelerated system design and fastest soft error detect (SED) to minimize error propagation and improve up-time and reliability.
- Provides 1x 100GE port connected to a QSFP28 module and 2x 25GE ports connected to SFP28 module cages
- Supports Octal SPI to showcase Ultra-fast IO Configuration

 Supports USB 3.1 Gen1 interface for high-speed data and video through Cypress USB 3.1 bridge

Ordering Part Number

LAV-G70-VERSA-EVN

 This board is validated with the 25G ETH MAC + PHY IP Core and Memory Controller IP Core.

Ordering Part Number LAV-X70-VERSA-EVN

Programming Hardware

Programming Cables

Lattice Programming Cables are used to communicate between a PC and a Lattice device on a target board or system. The most common application is to program a Lattice device. Programming Cables can also be used to help debug your hardware designs via Lattice software tools.

- USB Programming Cable (HW-USBN-2B pictured). The latestgeneration Programming Cable adds I²C programming and various other features.
- Parallel Cable (HW-DLN-3C). This connects to a PC parallel port and is best for basic JTAG programming.
- First-generation USB Programming Cable (HW-USBN-2A) The simplest and fastest way to program all Lattice 1.2V, 1.8V, 2.5V, 3.3V, or 5V CPLD and FPGA devices.

Smart Sockets

Lattice Smart Sockets are an all-in-one solution for prototype programming of the latest Lattice products.

These complete solutions include all the functionality of a Desktop Programmer + Socket Adapter combination in a single board. All that's needed is a simple connection to your PC via USB (cable included).

More information about Lattice Smart Sockets is on the Lattice website at <u>www.latticesmi.com/sockets.</u>

Desktop Programmers

Lattice offers two desktop programmers for prototype programming of Lattice products.

A Socket Adapter is required for the specific device/package you wish to program. These are available separately, and are designed specifically for one Desktop Programmer or the other.

The Lattice Model 300 Desktop Programmer (pictured) supports most Lattice FPGA and CPLD products.

The iCEprog Desktop Programmer supports all Lattice iCE products.

Socket Adapters

Lattice SocketAdapters are used in conjunction with a Lattice Desktop programmer to facilitate low-volume, manual programming of Lattice devices.

Socket adapters are generally designed to support a device family/package combination.

iCE Socket Adapters work only with the iCEprog Desktop Programmer. All other Lattice Socket Adapters work only with the Model300 Desktop Programmer.

More information and a complete list of Lattice Socket Adapter products is available at <u>www.latticesmi.com/sockets</u>.



Ordering Part Number	
Isp DOWNLOAD Parallel Cable	HW-DLN-3C
First Programming Cable	HW-USBN-2A
USB Programming Cable	HW-USBN-2B





Ordering Part Number						
Model 300 Desktop Programmer	PDS4 102-PM300N					
iCEprog Desktop Programmer	ICEPROGM1050-01					





Software Licensing

latticesemi.com/licensing

Technical Support latticesemi.com/support

Copyright © 2024 Lattice Semiconductor Corporation, Lattice Semiconductor (& design), Certus-NX, Certus-Pro-NX, CrossLink, CrossLink, NX, iCE40, iCE40 Ultra, iCE40 Ultra, iCE 40 UltraPlus, Mach-NX, MachXO, MachXO2, MachXO3, MachXO3D, MachXO3L, MachXO3H, ispMACH, LatticeXP2, ECP5, ECP5-G, LatticeECP3, LatticeECP2/M, Lattice Diamond, Lattice mVision, Lattice Nexus, Lattice Radiant, Lattice sensAl, Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries. MIPI is a licensed trademark of MIPI, Inc. in the U.S. and other jurisdictions.



October 2024 • Order #: I0211 Rev. 47